# **CALLE AS5172B** Datasheet

Published by ams-OSRAM AG Tobelbader Strasse 30, 8141 Premstaetten Austria Phone +43 3136 500-0 ams-osram.com



# **Table of contents**

| 1 | General description   | 3                          |
|---|---|----------------------------|
|   | 1.1 Key benefits & features   |                            |
|   | 1.2 Applications  | 4                          |
|   | C C   | 5                          |
| 2 | Ordering information  |                            |
| 3 | Pin assignments   |                            |
|   | 3.1 Pin diagram   |                            |
| 4 | Absolute maximum ratings  |                            |
|   | 4.1 System electrical and timing charac   | teristics9                 |
| 5 | Electrical system characteristics   | 11                         |
|   | 5.1 Magnetic characteristics  |                            |
|   | 5.2 Electrical and timing characterization  | on of the PSI5 interface14 |
|   |   |                            |
|   |   | ge by AS517218             |
|   | -   |                            |
| 6 | Detailed description  |                            |
|   |   |                            |
| 7 | Register description  |                            |
| 7 |   | 23<br>description23        |
| 7 | 7.1 OTP (non-volatile memory) register  |                            |
| 7 | <ul><li>7.1 OTP (non-volatile memory) register</li><li>7.2 Volatile memory register descriptio</li><li>7.3 SFR description</li></ul>  | description23<br>n27<br>28 |
| 7 | <ul> <li>7.1 OTP (non-volatile memory) register</li> <li>7.2 Volatile memory register descriptio</li> <li>7.3 SFR description</li> <li>7.4 Programming</li> </ul>   | <sup>•</sup> description   |
| 7 | <ul> <li>7.1 OTP (non-volatile memory) register</li> <li>7.2 Volatile memory register description</li> <li>7.3 SFR description</li> <li>7.4 Programming</li> <li>7.5 UART protocol</li> </ul>   | description                |
| 7 | <ul> <li>7.1 OTP (non-volatile memory) register</li> <li>7.2 Volatile memory register description</li> <li>7.3 SFR description</li> <li>7.4 Programming</li> <li>7.5 UART protocol</li> <li>7.6 Multiple quadrants</li> </ul>   | description                |
| - | <ul> <li>7.1 OTP (non-volatile memory) register</li> <li>7.2 Volatile memory register descriptio</li> <li>7.3 SFR description</li></ul>   | r description              |
| 8 | <ul> <li>7.1 OTP (non-volatile memory) register</li> <li>7.2 Volatile memory register descriptio</li> <li>7.3 SFR description</li></ul>   | r description              |
| - | <ul> <li>7.1 OTP (non-volatile memory) register</li> <li>7.2 Volatile memory register description</li> <li>7.3 SFR description</li> <li>7.4 Programming</li> <li>7.5 UART protocol</li> <li>7.6 Multiple quadrants</li> <li>7.7 PSI5 interface</li> <li>Application information</li> <li>8.1 Signature calculation</li> </ul>   | description                |
| - | <ul> <li>7.1 OTP (non-volatile memory) register</li> <li>7.2 Volatile memory register description</li> <li>7.3 SFR description</li> <li>7.4 Programming</li> <li>7.5 UART protocol</li> <li>7.6 Multiple quadrants</li> <li>7.7 PSI5 interface</li> <li>Application information</li> <li>8.1 Signature calculation</li> <li>8.2 Programming procedure</li> </ul>  | r description              |
| - | <ul> <li>7.1 OTP (non-volatile memory) register</li> <li>7.2 Volatile memory register description</li> <li>7.3 SFR description</li> <li>7.4 Programming</li> <li>7.5 UART protocol</li> <li>7.6 Multiple quadrants</li> <li>7.7 PSI5 interface</li> <li>Application information</li> <li>8.1 Signature calculation</li> <li>8.2 Programming procedure</li> <li>8.3 Recommended application diagram</li> </ul>   | r description              |
| 8 | <ul> <li>7.1 OTP (non-volatile memory) register</li> <li>7.2 Volatile memory register description</li> <li>7.3 SFR description</li> <li>7.4 Programming</li> <li>7.5 UART protocol</li> <li>7.6 Multiple quadrants</li> <li>7.7 PSI5 interface</li> <li>Application information</li> <li>8.1 Signature calculation</li> <li>8.2 Programming procedure</li> <li>8.3 Recommended application diagram</li> <li>Package drawings &amp; markings</li> </ul>                              | r description              |
| 8 | <ul> <li>7.1 OTP (non-volatile memory) register</li> <li>7.2 Volatile memory register description</li> <li>7.3 SFR description</li> <li>7.4 Programming</li> <li>7.5 UART protocol</li> <li>7.6 Multiple quadrants</li> <li>7.7 PSI5 interface</li> <li>Application information</li> <li>8.1 Signature calculation</li> <li>8.2 Programming procedure</li> <li>8.3 Recommended application diagram</li> <li>Package drawings &amp; markings</li> <li>9.1 Mechanical data</li> </ul> | r description              |

# AS5172B High-resolution on-axis magnetic angular position sensor with PSI5 output

# 1 General description

The AS5172 is a magnetic position sensor with a high resolution 12-bit PSI5 output according PSI5 specification version 1.3 and 2.1.

Based on a Hall sensor technology, this device measures the orthogonal component of the flux density (Bz) over a full-turn rotation and compensates for external stray magnetic fields with a robust architecture based on a 14-bit sensor array and analog front-end (AFE). A sub-range can programmed to achieve the best resolution for the application. To measure the angle, only a simple two-pole magnet rotating over the center of the package is required. The magnet may be placed above or below the device. The absolute angle measurement provides an instant indication of the magnet's angular position. The AS5172 operates up to a voltage of 16.5V and is protected against overvoltage up to +20V. In addition, the supply pins are protected against reverse polarity up to -18V.

Programmability over the VDD pin reduces the number of pins on the application connector.

The AS5172 is available in a TSSOP14.

The product is defined as SEooC (Safety Element out of Context) according ISO26262.

The product is fully system level EMC and ESD tested according OEM standards.

### 1.1 Key benefits & features

The benefits and features of AS5172 are listed below:

Table 1: Added value of using AS5172

| Benefits  | Features                           |
|---|------------------------------------|
| Resolve small angular excursion with high accuracy          | 12-bit resolution @90° minimum arc |
| Accurate angle measurement                                  | Low output noise, low inherent INL |
| Higher durability and lower system costs (no shield needed) | Magnetic stray field immunity      |
| Enabler for safety critical applications                    | Functional safety, diagnostics     |
| Suitable for automotive applications                        | AEC-Q100 Grade 0 qualified         |


### 1.2 Applications

The AS5172 is ideal for automotive applications like brake and gas pedals, throttle valve and tumble flaps, steering angle sensors, chassis ride, EGR, fuel-level measurement systems, 2/4WD switch, and contactless potentiometers.

# 1.3 Block diagram

The functional blocks of this device are shown below:





(1) Detailed safety mechanism information can be found in chapter Diagnostic.

# 2 Ordering information


| Ordering code               | Address  | Marking | Delivery form               | Delivery quantity |
|-----------------------------|----------|---------|-----------------------------|-------------------|
| AS5172B-HTST <sup>(1)</sup> | TSSOP-14 | AS5172B | 13" Tape & reel in dry pack | 4500 pcs/reel     |
| AS5172B-HTSM <sup>(1)</sup> | TSSOP-14 | AS5172B | 7" Tape & reel in dry pack  | 500 pcs/reel      |

(1) Safety function SM11 is disabled in version AS5172B.

# 3 Pin assignments

# 3.1 Pin diagram

Figure 2: AS5172B pin assignment (Top View, TSSOP14)



### Table 2: AS5172B pin description

| Pin number | Pin name | Туре          | Description   |
|------------|----------|---------------|---|
| 1          | TP1      | Test pin      | Connected to GND in application   |
| 2          | NC       | Not connected | Connected to GND in application   |
| 3          | TP2      | Test Pin      | Connected to GND in application   |
| 4          | NC       | Not connected | Connected to GND in application   |
| 5          | TP3      | Test Pin      | Connected to GND in application   |
| 6          | NC       | Not connected | Connected to GND in application   |
| 7          | TP4      | Test Pin      | Connected to GND in application   |
| 8          | NC       | Not connected | Connected to GND in application   |
| 9          | NC       | Not connected | Connected to GND in application   |
| 10         | VDD3V3   | Supply        | Requires a 470nF capacitor to GND   |
| 11         | NC       | Not connected | Connected to GND in application   |
| 12         | GND      | Supply        | Ground  |
| 13         | NC       | Not connected | Connected to GND in application   |
| 14         | VDD      | Supply        | Supply/PSI5 interface/UART-over-PSI5 programming.<br>Requires a 15nF capacitor to GND |

4

# Absolute maximum ratings

Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only. Functional operation of the device at these or any other conditions beyond those indicated under Operating Conditions is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

#### **Symbol** Parameter Min Max Units Comments **Electrical parameters** DC supply voltage at VDD VDD V -18 20 Not operational pin DC voltage at the VDD3V3 VREGOUT -0.3 5 V pin Input current (latch-up ISCR +100AFC-Q100-004 mΑ immunity) Continuous power dissipation (T<sub>AMB</sub> = 70°C) Continuous power P<sub>T\_Tssop</sub> 377 mW dissipation **Electrostatic discharge** ESD<sub>HBM on all</sub> Electrostatic discharge HBM kV ±2 AEC-Q100-002 ESD<sub>HBM on</sub> On VDD and GND ±4 kV AEC-Q100-002 TSSOP Temperature ranges and storage conditions Operating temperature -40 150 °C AS5172B ambient temperature T<sub>AMB\_LM</sub> range Programming@ room temperature 5 45 °C TaProg Programming temperature (25°C ± 20°C) Storage temperature range -55 125 °C **T<sub>STRG</sub>** The reflow peak soldering temperature (body temperature) is specified according to IPC/JEDEC J-STD-020 "Moisture/Reflow Sensitivity Classification for Non-260 °C TBODY Package body temperature hermetic Solid State Surface Mount Devices." The lead finish for Pb-free leaded packages is "Matte Tin" (100% Sn) Relative humidity (non-RH<sub>NC</sub> 5 85 % condensing)

#### Table 3: Absolute maximum ratings

| Symbol | Parameter                  | Min | Мах | Units | Comments  |
|--------|----------------------------|-----|-----|-------|---|
| MSL    | Moisture sensitivity level | :   | 3   |       | Represents a maximum floor life time of 168 hours |

# 4.1 System electrical and timing characteristics

All limits are guaranteed. The parameters with min and max values are guaranteed with production tests or SQC (Statistical Quality Control) methods. All in this datasheet defined tolerances for external components need to be assured over the whole operation conditions range and also over lifetime.

### **Overall condition:**

 $T_{AMB}$ =-40°C to 150°C for AS5172B; VDD= 4V – 12V (sync pulse voltage not included); Components spec; unless otherwise noted

### Table 4: Operating conditions

| Symbol               | Parameter  | Conditions  | Min | Тур  | Мах  | Unit |
|----------------------|--|---|-----|------|------|------|
| VDD                  | Positive supply voltage  | Static condition  | 4   |      | 12   | V    |
| VDD_Rx               | Positive supply voltage  | Dynamic condition                                       | 4   |      | 16.5 | V    |
| VDD3                 | Regulator voltage  |   | 3.3 | 3.45 | 3.6  | V    |
| IDD                  | Current consumption  | No programming and no PSI5 communication                | 11  | 15   | 19   | mA   |
| IDDProg              | Current consumption  | During programming                                      |     | 80   |      | mA   |
| IDDProgUN            | Current consumption of<br>unprogrammed device  | Unprogrammed device @<br>T <sub>AMB</sub> = 25°C ± 10°C |     |      | 49   | mA   |
| IDD max              | Current consumption  | IDD + IS_Common   |     |      | 49   | mA   |
| IS_Common            | Sink current (common mode)   |   | 22  | 26   | 30   | mA   |
| IS_low power<br>mode |  | Sink current (low power mode)                           | 11  | 13   | 15   | mA   |
| IDD_D                | Current drift of IS in low power mode  |   | -4  |      | 4    | mA   |
| IDD_DRate            | Current drift rate   | Not tested  |     |      | 1    | mA/s |
| TSUP                 | Start-up time, with<br>±2mA tolerance in<br>respect to the trimmed<br>ILO Value (IL) | Functional mode   |     |      | 5    | ms   |

| Symbol     | Parameter                              | Conditions   | Min | Тур | Мах | Unit |
|------------|--|--|-----|-----|-----|------|
| PSI5_T     | Fall/rise time of the<br>current slope | Programmed in production   | 300 | 500 | 700 | ns   |
| PSI5_TBITL | Bit time 125kbit/s mode                | Not tested - guaranteed by design  | 7.6 | 8.0 | 8.4 | μs   |
| PSI5_TBITH | Bit time 189kbit/s mode                | Not tested - guaranteed by design  | 5.0 | 5.3 | 5.6 | μs   |
| PSI5_MSR   | Mark/space ratio                       | (t <sub>fall,80%</sub> - t <sub>rise, 20%</sub> )/PSI5_TBIT<br>or<br>(t <sub>fall,20%</sub> - t <sub>rise, 80%</sub> )/PSI5_TBIT<br>Programmed in production | 47  | 50  | 53  | %    |

# 5 Electrical system characteristics

 $T_{AMB}$ =-40°C to 150°C for AS5172B;

VDD = 4V to 12V (sync pulse voltage not included); magnetic characterization; unless otherwise noted

#### **Table 5: Electrical system characteristics**

| Symbol      | Parameter                           | Conditions   | Min  | Тур | Max | Unit |
|-------------|-------------------------------------|--|------|-----|-----|------|
| CRES        | Core resolution                     |  |      | 14  |     | bit  |
| OutputRes   |                                     | $\ge$ 90° slope  |      |     | 12  | bit  |
| INLopt      | Integral non-linearity<br>(optimum) | Best aligned reference magnet <sup>(1)</sup> at 25°C over full turn 360°                                   | -0.5 |     | 0.5 | deg  |
| INLtemp     | Integral non-linearity<br>(optimum) | Best aligned reference magnet <sup>(1)</sup><br>over temperature -40°C to 150°C<br>over full turn 360°     | -0.9 |     | 0.9 | deg  |
| INL         | Integral non-linearity              | Reference magnet <sup>(1)</sup> over<br>temperature -40°C to 150°C over<br>full turn 360° and displacement | -1.4 |     | 1.4 | deg  |
| ST          | Sampling time                       |  |      | 128 |     | μs   |
| SPDF        | System propagation delay fast       | Depending on the PSI5 standard   | 200  |     | 500 | μs   |
| CoreClk     | Core clock                          |  |      | 16  |     | MHz  |
| Coreclk tol | Tolerance of the core clock         |  | -3.5 |     | 3.5 | %    |
| ON          | Output noise peak to<br>peak        | Related to 12-bit<br>Not tested  |      |     | 4   | LSB  |

(1) Reference magnet: NdFeB, 8mm diameter, 2.5mm thickness.

Table 6: Power management – supply monitor - timing

| Symbol  | Parameter                           | Conditions     | Min | Тур | Max | Unit |
|---------|-------------------------------------|----------------|-----|-----|-----|------|
| VDDUVTH | VDD undervoltage<br>upper threshold |                | 3.6 | 3.8 | 4.0 | V    |
| VDDUVTL | VDD undervoltage lower threshold    |                | 3.4 | 3.6 | 3.8 | V    |
| VDDUH   | VDD undervoltage hysteresis         | Info parameter | 150 | 200 | 250 | mV   |

| Symbol      | Parameter                       | Conditions  | Min  | Тур  | Мах  | Unit |
|-------------|---------------------------------|---|------|------|------|------|
| UVDT        | VDD undervoltage detection time |   | 10   | 50   | 250  | μs   |
| UVRT        | Undervoltage<br>recovery time   |   | 10   | 50   | 250  | μs   |
| VDDOVTH     | VDD overvoltage upper threshold | If sensor in overvoltage<br>condition, ECU gets the Error<br>flag> overheating possible<br>in the application | 16.7 | 18   | 19.1 | V    |
| VDDOVTL     | VDD overvoltage lower threshold |   | 14.5 | 15.5 | 16.5 | V    |
| OVDT        | VDD overvoltage detection time  | From the time VDD exceeding 16.5V   |      | 1000 | 2000 | μs   |
| OVRT        | VDD overvoltage recovery time   | From the time VDD returning<br>from VDD > 16.5V to normal<br>operating voltage<br>(4V< VDD < 17V)             |      | 1000 | 2000 | μs   |
| VDD3V3UVTH  | VDD3V3 reset<br>upper threshold |   | 2.5  | 2.8  | 2.95 | V    |
| VDD3V3UVTL  | VDD3V3 reset lower<br>threshold |   | 2.4  | 2.6  | 2.72 | V    |
| VDD3V3UVHYS | VDD3V3 reset<br>hysteresis      | Info parameter  | 105  | 175  | 245  | mV   |
| TDETWD      | WatchDog error detection time   |   |      |      | 12   | ms   |

### 5.1 Magnetic characteristics

T<sub>AMB</sub>=-40°C to 150°C for AS5172B;

VDD= 4V – 12V (sync pulse voltage not included); unless otherwise noted.

Two-pole cylindrical diametrically magnetized source:

| Table | 7: | Magnetic | characteristics |  |
|-------|----|----------|-----------------|--|
|-------|----|----------|-----------------|--|

| Symbol              | Parameter   | Condition  | Min | Тур | Мах | Units |
|---------------------|---|--|-----|-----|-----|-------|
| Bz                  | Orthogonal magnetic field strength                | Required orthogonal component of<br>the magnetic field strength measured<br>at the package surface along a circle<br>of 1.25 mm @= 0       | 30  |     | 70  | mT    |
| BzE                 | Orthogonal magnetic field strength –extended mode | Required orthogonal component of<br>the magnetic field strength measured<br>at the package surface along a circle<br>of 1.25mm<br>MFER = 1 | 10  |     | 90  | mT    |
| Disp <sup>(1)</sup> | Displacement radius                               | Offset between defined device center<br>and magnet axis. Dependent on the<br>selected magnet.  |     | 0.5 |     | mm    |

(1) Reference magnet: NdFeB, 8mm diameter, 2.5mm thickness.

### 5.2 Electrical and timing characterization of the PSI5 interface

This chapter describes the synchronization signal from the ECU according to the PSI5 specification V1.3 and V2.1. The parameters in this chapter are not reflecting the full specification range of the detection circuit for the synchronization signal.

### 5.2.1 Synchronization signal PSI5 V1.3




Figure 3: Synchronization signal

The synchronization signal start time t0 is defined as a crossing of the Vt0 value. In the "Sync Start" phase before this point, a "rounding in" of the voltage starting from VCE, Base to Vt0 is allowed for a maximum of t1. During the "Sync Slope" phase, the voltage rises within given slew rates to a value between the minimum sync signal voltage Vt2 and the maximum interface voltage VCE, max. After maintaining the voltage between this limits until a minimum of t3, the voltage decreases in the "Sync Discharge" phase until having reached the initial VCE, base value until latest t4.

| Symbol  | Parameter                    | Conditions           | Min | Тур | Мах  | Unit |
|---------|------------------------------|----------------------|-----|-----|------|------|
| VBase   | Base supply voltage          | Voltage value at ECU | 5.7 |     | 11   | V    |
| Vto     | Sync slope reference voltage | Reference to VBase   |     | 0.5 |      | V    |
| Vt2     | Sync signal sustain voltage  | Reference to VBase   | 3.5 |     |      | V    |
| Vce,max | Maximum interface voltage    |                      |     |     | 16.5 | V    |

### Table 8: Synchronization signal PSI5 V1.3<sup>(1)</sup>

| Symbol | Parameter                    | Conditions   | Min   | Тур | Max | Unit |
|--------|------------------------------|--|-------|-----|-----|------|
| tO     | Reference time               | Reference time base; time<br>when the sync signal<br>crosses Vt0 |       | 0   |     | μs   |
| t1     | Sync signal earliest start   | V=V <sub>CE</sub><br>Delta current less than<br>2mA              | -3    |     | 0   | μs   |
| t2     | Sync signal sustain start    | @ Vt2  |       | 7   |     | μs   |
|        | Sync slope rising slew rate  | Lower limit is valid for Vt0 to Vt2                              | 0.43  | 1.0 | 1.5 | V/µs |
|        | Sync slope falling slew rate |  | -1.5  |     |     | V/µs |
| t3     | Sync signal sustain time     |  |       | 16  |     | μs   |
| t4     | Discharge time limit         |  |       | 35  |     | μs   |
| Tslot1 | Start of time slot 1         |  | 44    | 51  | 59  | μs   |
| Tslot2 | Start of time slot 2         |  | 181.3 | 195 | 210 | μs   |
| Tslot3 | Start of time slot 3         |  | 328.9 | 350 | 373 | μs   |
|        |                              |  |       |     |     |      |

(1) The parameters in this table are just info parameters and therefore not production tested. The production related parameters are in the PSI5 block parameters table.

### Table 9: Synchronization signal PSI5 V2.1<sup>(1)</sup>

| Symbol  | Parameter                    | Conditions  | Min          | Тур | Max  | Unit |
|---------|------------------------------|---|--------------|-----|------|------|
| VBase   | Base supply voltage          | Voltage value at ECU  | 5.7<br>(4.4) |     | 11   | V    |
| Vto     | Sync slope reference voltage | Reference to VBase  |              | 0.5 |      | V    |
| Vt2     | Sync signal sustain voltage  | Reference to VBase  | 3.5<br>(2.5) |     |      | V    |
| Vce,max | Maximum interface voltage    |   |              |     | 16.5 | V    |
| tO      | Reference time               | Reference time base; time<br>when they sync signal crosses<br>Vt0 |              | 0   |      | μs   |
| t1      | Sync signal earliest start   | V=V <sub>CE</sub><br>Delta current less than 2mA                  | -3           |     | 0    | μs   |
| t2      | Sync signal sustain start    | @ Vt2   |              | 7   |      | μs   |
|         | Sync slope rising slew rate  | Lower limit is valid for Vt0 to Vt2                               | 0.43         |     | 1.5  | V/µs |
|         | Sync slope falling slew rate |   | -1.5         |     |      | V/µs |
| t3      | Sync signal sustain time     |   |              | 16  |      | μs   |
| t4      | Discharge time limit         |   |              |     | 35   | μs   |


| Symbol | Parameter            | Conditions | Min | Тур | Max | Unit |
|--------|----------------------|------------|-----|-----|-----|------|
| Tslot1 | Start of time slot 1 |            | 44  |     |     | μs   |

(1) The parameters in this table are just info parameters and therefore not production tested. The production related parameters are in the PSI5 block parameters table.

# 5.3 Synchronization signal detection

The AS5172 has to detect the trigger within the "trigger window" during the rising slope of the synchronization signal at the trigger point with the trigger voltage  $V_{TRIG}$  and the trigger time  $t_{TRIG}$ .

Figure 4: Trigger window



In order to take into account voltage differences at different points of the interface lines, an additional safety margin for the trigger detection is defined by  $V_{EMC}$  and  $t_{EMC}$ .

The values are based on the PSI5 specification and shows the detection of the synchronization signal from the ECU according the PSI5 specification.

### Table 10: Synchronization detection<sup>(1)</sup>

| Symbol                  | Parameter Conditions   |  | Min  | Тур | Max  | Unit |
|-------------------------|--|--|------|-----|------|------|
| VEMC_C                  | Margin for voltage variations                                    | Common power mode  | -0.9 |     | 0.9  | V    |
| VEMC_LP                 | Margin for voltage variations                                    | Low power mode   | -0.7 |     | 0.7  | V    |
| VTrig_C                 | Trigger voltage threshold  | Common power mode  | 1.4  | 2.0 | 2.6  | V    |
| VTrig_LP                | Trigger voltage threshold  | Low power mode   | 1.2  | 1.5 | 1.8  | V    |
| t <sub>TRIG</sub>       | Nominal trigger detection time                                   | @ V <sub>TRIG</sub> , @ AS5172 pins;<br>Referenced to a straight sync<br>signal slope with nominal slew<br>rate of 0.43 V/µs | 2.1  | 3.5 | 4.9  | μs   |
| VCE,max                 | Maximum interface voltage  |  |      |     | 16.5 | V    |
| t <sub>EMC</sub>        | Margin for timing variations of the signal on the interface line | Relative to nominal trigger window time  | -2.1 |     | 2.1  | μs   |
| t <sub>tol detect</sub> | Tolerance of internal trigger detection delay                    |  |      |     | 3    | μs   |
| T <sub>TRIG</sub>       | Trigger detection time<br>(according<br>PSI5_spec_v2d2_base)     | T <sub>TRIG</sub> = t <sub>TRIG</sub> + t <sub>tol detect</sub> +<br>t <sub>EMC</sub> ;<br>Reference for AS5172 time<br>base | 0    |     | 10   | μs   |

(1) The parameters in this table are just info parameters and therefore not production tested. The production related parameters are in the PSI5 block parameters table.

### 5.4 Synchronization signal with discharge by AS5172

This chapter describes the modifications required if the ECU uses a special transreceiver.

The parameters in this chapter are not reflecting the full specification range of the detection circuit for the synchronization signal.




Figure 5: Synchronization signal from ECU with discharge by the AS5172

Table 11: Synchronization signal from ECU with discharge parameter<sup>(1)</sup>

| Symbol                  | Parameter                                 | Conditions                          | Min  | Тур  | Мах  | Unit |
|-------------------------|---|-------------------------------------|------|------|------|------|
| V <sub>CE, BASE</sub>   | Base supply voltage                       | Mean voltage value at ECU           | 5.0  | 6.0  | 7.0  | V    |
| V <sub>CE, BASE_R</sub> | Base supply voltage<br>including ripple   |                                     | 4.5  | 6.0  | 7.0  | V    |
| V <sub>t0</sub>         | Sync slope reference voltage              | Referenced to $V_{CE,\;BASE}$       |      | 0.5  |      | V    |
| V <sub>t2</sub>         | Sync signal sustain voltage               | Referenced to $V_{\text{CE, BASE}}$ | +3.5 | +5.0 | +6.0 | V    |
| V <sub>CE,max</sub>     | Sync signal max. voltage                  |                                     | 10   | 11   | 14.5 | V    |
| V <sub>CE,max_R</sub>   | Sync signal max. voltage including ripple |                                     | 10   | 14   | 16.5 | V    |

| Symbol                  | Parameter  | Conditions   | Min   | Тур   | Max  | Unit |
|-------------------------|--|--|-------|-------|------|------|
| t0                      | Reference time   | Reference time base; time when the synchronization signal crosses $V_{t0}$   |       | 0     |      | μs   |
| t1                      | Sync signal earliest start   | V=V <sub>CE, BASE</sub>  | -3    |       | 0    | μs   |
| t2                      | Sync signal sustain start  | @ V <sub>t2</sub>  | 3     | 4     | 5    | μs   |
| S <sub>sync,r</sub>     | Sync slope rising slew rate  | 10% to 90% of $V_{\mbox{CE,max}}$  | 0.7   | 1.0   | 1.6  | V/µs |
| S <sub>sync,f</sub>     | Sync slope falling slew rate   | 90% down to 10% of $V_{\mbox{CE,max}}$   | -1.6  | -1.0  | -0.7 | V/µs |
| t3                      | Sync signal sustain time   | V=V <sub>CE,sync</sub>   | 27.5  | 31    | 35.1 | μs   |
| td1                     | AS5172 signals discharge   |  | 18.5  | 22.75 | 28   | μs   |
| td2                     | Discharge stop time  |  | 38    | 43.25 | 50   | μs   |
| t4                      | Enable pull down to<br>V <sub>CE,BASE</sub> by ECU                     |  | 62.5  | 65    | 65.5 | μs   |
| t5                      | Receiver (ECU) enable start time                                       | Receiver (ECU) read for transmission   | 63    | 66.2  | 65.5 | μs   |
| V <sub>TRIG</sub>       | Trigger voltage threshold  |  | 1.4   | 2.0   | 2.6  | V    |
| t <sub>TRIG</sub>       | Nominal trigger detection time   | @ V <sub>TRIG</sub> , @ AS5172 Pins;<br>Referenced to a straight sync<br>signal slope with nominal<br>slew rate of 0.7 V/μs  | 1.25  | 2.15  | 3.05 | μs   |
| t <sub>EMC</sub>        | Margin for timing variations<br>of the signal on the<br>interface line | Relative to nominal trigger window time  | -1.25 |       | 1.25 | μs   |
| t <sub>tol detect</sub> | Tolerance of internal trigger detection delay                          |  |       |       | 3    | μs   |
| T <sub>TRIG</sub>       | Trigger detection time<br>(according<br>PSI5_spec_v2d2_base)           | T <sub>TRIG</sub> = t <sub>TRIG</sub> + t <sub>tol detect</sub> +<br>t <sub>EMC</sub> ;<br>Reference for sensor time<br>base | 0     |       | 7.5  | μs   |
| t <sub>slot 1</sub>     | Start of time slot 1   | Time slot 1 cannot be used in this communication mode  | 44    | 51    | 59   | μs   |
| t <sub>slot2</sub>      | Start of time slot 2   |  | 181.3 | 195   | 210  | μs   |
| t <sub>slot3</sub>      | Start of time slot 3   |  | 328.9 | 350   | 373  | μs   |

(1) The parameters in this table are just info parameters and therefore not production tested. The production related parameters are in the PSI5 block parameters table.

# 5.5 PSI5 block parameters

#### Table 12: Block parameters

| Symbol                   | Parameter  | Conditions   | Min   | Тур  | Max  | Unit |
|--------------------------|--|--|-------|------|------|------|
| V <sub>CE,BASE ECU</sub> | Base ECU supply voltage                                    | Voltage at ECU   | 4.4   |      | 11   | V    |
| V <sub>CE,BASE</sub>     | Base supply voltage  | Voltage at the sensor  | 4.0   |      | 11   | V    |
| V <sub>SUPPLY</sub>      | Low supply voltage   | Supply voltage for comparator  | 3.3   | 3.45 | 3.6  | V    |
| V <sub>t0</sub>          | Sync slope reference                                       | Referred to V <sub>CE,BASE</sub>   |       | 0.5  |      | V    |
| V <sub>t2</sub>          | Minimum sync signal<br>sustain voltage (common<br>mode)    | Referred to V <sub>CE,BASE</sub>   | 3.5   |      |      | V    |
| V <sub>t2_L</sub>        | Minimum sync signal<br>sustain voltage (low power<br>mode) | Referred to V <sub>CE,BASE</sub>   | 2.5   |      |      | V    |
| V <sub>CE MAX</sub>      | Maximum interface voltage                                  |  |       |      | 16.5 | V    |
| t <sub>2</sub>           | Sync signal sustain start                                  | Voltage @ V <sub>t2</sub>  |       |      | 7    | μs   |
| SL <sub>RISE</sub>       | Rising slope   |  | 0.43  |      | 1.6  | V/µs |
| SL <sub>FALL</sub>       | Falling slope  | Depends on voltage and<br>discharge limit, external<br>load has to meet these<br>values                                  | -1.75 |      |      | V/µs |
| t <sub>3</sub>           | Sync signal sustain time                                   | Info parameter:<br>Recommended ECU timing  | 16    |      | 35.1 | μs   |
| t <sub>4</sub>           | Discharge time limit                                       | Info parameter:<br>Allowed variation of synch<br>pulse width for synch pulse<br>detection circuit                        | 17.67 |      | 62   | μs   |
| T <sub>SYNC</sub>        | Synchronization period                                     | Info parameter:<br>To prevent shifts of<br>detection threshold   | 250   | 500  |      | μs   |
| V <sub>TRIG</sub>        | Trigger voltage threshold<br>(common mode)                 |  | 1.4   | 2.0  | 2.6  | V    |
| V <sub>TRIG_L</sub>      | Trigger voltage threshold<br>(low power mode)              |  | 1.2   | 1.5  | 1.8  | V    |
| V <sub>TRIG EMC</sub>    | Trigger Voltage threshold<br>under EMC (common<br>mode)    | At SL <sub>RISE</sub> = 0.43 V/µs;<br>For EMC<br>≤1V <sub>PEAK</sub><br>≥ 100kHz<br>Not tested - Guaranteed by<br>Design | 0.5   | 2.0  | 3.5  | V    |

| Symbol                  | Parameter  | Conditions  | Min  | Тур | Max  | Unit |
|-------------------------|--|---|------|-----|------|------|
| V <sub>TRIG EMC</sub>   | Trigger voltage threshold<br>under EMC (low power<br>mode) | At SL <sub>RISE</sub> = 0.43 V/µs;<br>For EMC<br>$\leq 1V_{PEAK}$<br>$\geq 100$ kHz<br>Not tested - Guaranteed by<br>Design   | 0.5  | 1.5 | 2.5  | V    |
| t <sub>tol detect</sub> | Tolerance of internal trigger detection delay              |   |      |     | 3    | μs   |
| t <sub>BLANK</sub>      | Output signal blanking time                                | Blanking of trigger signal in<br>digital part after first rising<br>edge to avoid multiple<br>trigger signals during EMC<br>events.<br>Not tested - Guaranteed by<br>Design | 121  |     | 135  | μs   |
| V <sub>COM</sub>        | Comparator input common mode voltage                       |   |      | 1.5 |      | V    |
| RES <sub>div</sub>      | Resistor divider division factor                           | Not tested - Guaranteed by<br>Design<br>2% mismatch   | 7.84 | 8   | 8.16 | V/V  |
| f <sub>C_LP</sub>       | Low pass filter cut-off frequency                          | Not tested - Guaranteed by<br>Design  | 2.5  | 5   | 7.5  | kHz  |

# 6 Detailed description

The AS5172 is a Hall-based rotary magnetic position sensor using a CMOS technology. The lateral Hall sensor array converts the magnetic field component perpendicular to the surface of the chip into a voltage.

The signals coming from the Hall sensors are first amplified and filtered before being converted by the analog-to-digital converter (ADC). The output of the ADC is processed by the CORDIC block (Coordinate-Rotation Digital Computer) to compute the angle and magnitude of the magnetic field vector. The sensor and analog front-end (AFE) section works in a closed loop alongside an AGC to compensate for temperature and magnetic field variations. The calculated magnetic field strength (MAG), the automatic gain control (AGC) and the angle can be read through the UART-over-PSI5 protocol during programming.

The magnetic field coordinates provided by the CORDIC block are fed into a linearization block (DSP) which generates the transfer function.

The output of the AS5172 can be programmed to define a starting position (zero angle) and a stop position (maximum angle).

The AS5172 can be programmed through the VDD Pin with a special UART-over-PSI5 protocol which allows writing an on-chip non-volatile memory (One Time Programmable memory) where the specific settings are stored.

The AS5172 is equipped with a PSI5 Interface current driver and a PSI5 Interface receiver. The current driver drives the additional sink current to reach the I\_high level on the VDD. The receiver is comparing the voltage level at the VDD Pin with the internal voltage thresholds.

The Sensor to ECU communication is described in the chapters below and is based upon the PSI5 standard.

The AS5172 supports, according the PSI5 standard, the synchronous mode or in asynchronous mode.

In PSI5 V1.3 (10-bit mode), the asynchronous modes can only use one time slot per period. For a transmission of one 12/16 bit data word, two periods are necessary.

AS5172 supports the bus modes PSI5-U and PSI5-P. The daisy chain mode is not supported.

# 7 Register description

# 7.1 OTP (non-volatile memory) register description

Table 13: OTP (non-volatile memory) register description

| Address | Bit nr. | Symbol              | Description  |
|---------|---------|---------------------|--|
|         | 0       | Factory settings    | ams OSRAM factory settings   |
|         | 1       | - raciory settings  | ans ostavi laciory settings  |
|         | 2       | Direction           | Changes direction in 14-bit mode   |
|         | 3       | PSI5_14bit_angle    | Enables 14-bit angle output  |
| 0x01    | 4       | PSI5_quad_info      | Enables quadrant information   |
|         | 5       | PSI5_16bit_frame    | Enables the PSI5 16-bit frame  |
|         | 6       | -                   | Not used   |
|         | 7       | Extended_init_phase | 0 = 22 datablocks during Init phase<br>1 = 32 datablocks during Init phase |
| 0x02    | 0       | Factory settings    | ams OSRAM factory settings   |
| 0702    | 7:1     | ams OSRAM ID        | ams OSRAM production ID (F9)   |
| 0x03    | 7:0     | ams OSRAM ID        | ams OSRAM production ID (F9)   |
| 0x04    | 5:0     | ams OSRAM ID        | ams OSRAM production ID (F9)   |
| 0704    | 7:6     | Factory settings    | ams OSRAM factory settings   |
| 0x05    | 7:0     |                     |  |
| 0x06    | 7:0     | _                   |  |
| 0x07    | 7:0     | _                   |  |
| 0x08    | 7:0     | Factory settings    | ams OSRAM factory settings   |
| 0x09    | 7:0     | _                   |  |
| 0x0A    | 7:0     | _                   |  |
| 0x0B    | 7:0     | _                   |  |

| Address | Bit nr. | Symbol             | Description                   |
|---------|---------|--------------------|-------------------------------|
|         | 0       | Month[3]           |                               |
|         | 1       | Year[0]            |                               |
|         | 2       | Year[1]            |                               |
| 0x0C    | 3       | Year[2]            | Sanaar Braduction Data (E9)   |
| UXUC    | 4       | Year[3]            | Sensor Production Date (F8)   |
|         | 5       | Year[4]            |                               |
|         | 6       | Year[5]            |                               |
|         | 7       | Year[6]            |                               |
|         | 0       | Day[0]             |                               |
|         | 1       | Day[1]             |                               |
|         | 2       | Day[2]             |                               |
| 0x0D    | 3       | Day[3]             | Sensor Production Date (F8)   |
| 0,00    | 4       | Day[4]             |                               |
|         | 5       | Month[0]           |                               |
|         | 6       | Month[1]           |                               |
|         | 7       | Month[2]           |                               |
|         | 0       | Type[0]            |                               |
|         | 1       | Type[1]            | Sensor Type (F4)              |
|         | 2       | Type[2]            |                               |
| 0x0E    | 3       | Type[3]            |                               |
| UNUL    | 4       | Parameter[4]       |                               |
|         | 5       | Parameter[5]       | Sensor Parameter (F5)         |
|         | 6       | Parameter[6]       |                               |
|         | 7       | Parameter[7]       |                               |
|         | 0       | Parameter[0]       |                               |
|         | 1       | Parameter[1]       | Sensor Parameter (F5)         |
|         | 2       | Parameter[2]       |                               |
| 0x0F    | 3       | Parameter[3]       |                               |
| 0.01    | 4       | Sensor_Code_Man[4] |                               |
|         | 5       | Sensor_Code_Man[5] | Sensor Code Manufacturer (F6) |
|         | 6       | Sensor_Code_Man[6] |                               |
|         | 7       | Sensor_Code_Man[7] |                               |

| Address     | Bit nr.      | Symbol                   | Description  |
|-------------|--------------|--------------------------|--|
|             | 0            | Sensor_Code_Man[0]       |  |
|             | 1            | Sensor_Code_Man[1]       | Sensor Code Manufacturer (F6)                          |
|             | 2            | Sensor_Code_Man[2]       |  |
| 0x10        | 3            | Sensor_Code_Man[3]       |  |
| 0210        | 4            | Sensor_Code_Veh[0]       |  |
|             | 5            | Sensor_Code_Veh[1]       | Senser Code Vahiele (F7)                               |
|             | 6            | Sensor_Code_Veh[2]       | Sensor Code Vehicle (F7)                               |
|             | 7            | Sensor_Code_Veh[3]       |  |
| 0x11        | 7:0          | PSI5Mode                 | PSI5 mode selection                                    |
|             | 0            | Sync_discharge           | Enables sync pulse discharging                         |
|             | 1            | Init_phase_repetition[0] | DOLE initialization phase constition factor /// times) |
|             | 2            | Init_phase_repetition[1] | PSI5 initialization phase repetition factor (k-times)  |
| 0.40        | 3            | PSI5_timeslot[0]         | DOIS times let fer hue mede                            |
| 0x12        | 4            | PSI5_timeslot[1]         | PSI5 timeslot for bus mode                             |
|             | 5            | Init_phase_disable       | Disables the PSI5 initialization phase                 |
|             | 6 - Not used | Not used                 |  |
|             | 7            | -                        | Not used   |
|             | 0            | -                        | Not used   |
|             | 1            | -                        | Not used   |
|             | 2            | -                        | Not used   |
| 010         | 3            | Quadrant[0]              |  |
| 0x13        | 4            | Quadrant[1]              | Quadrant selection                                     |
|             | 5            | -                        |  |
|             | 6            | -                        | Not used   |
|             | 7            | -                        |  |
| 0x14        | 7:0          | CLH[7:0]                 | Clamping level high                                    |
|             | 0            | CLH[8]                   |  |
|             | 1            | CLH[9]                   |  |
|             | 2            | CLH[10]                  | Clamping level high                                    |
| <b>a</b> 1- | 3            | CLH[11]                  |  |
| 0x15        | 4            | CLL[0]                   |  |
|             | 5            | CLL[1]                   |  |
|             | 6            | CLL[2]                   | Clamping level low                                     |
|             | 7            | CLL[3]                   |  |

| Address | Bit nr. | Symbol                 | Description  |  |
|---------|---------|------------------------|--|--|
| 0x16    | 7:0     | CLL[11:4]              | Clamping level low   |  |
| 0x17    | 7:0     | Offset[7:0]            | Offset   |  |
| 0x18    | 7:0     | Offset[15:8]           | Offset   |  |
|         | 0       | Offset[16]             |  |  |
| -       | 1       | Offset[17]             | _ Offset   |  |
| -       | 2       | Offset[18]             |  |  |
| 0x19    | 3       | Offset[19]             | -  |  |
| 0.19    | 4       | Gain[0]                |  |  |
| -       | 5       | Gain[1]                | - Gain   |  |
| -       | 6       | Gain[2]                |  |  |
| -       | 7       | Gain[3]                | -  |  |
| 0x1A    | 7:0     | Gain[11:4]             | Gain   |  |
|         | 0       | Gain[12]               |  |  |
| -       | 1       | Gain[13]               | -  |  |
| -       | 2       | Gain[14]               | Gain   |  |
| 0x1B    | 3       | Gain[15]               |  |  |
| UXID .  | 4       | Gain[16]               | -  |  |
| -       | 5       | BP[0]                  |  |  |
| -       | 6       | BP[1]                  | Breakpoint / 14-Bit Mode zero offset                           |  |
| -       | 7       | BP[2]                  | -  |  |
| 0x1C    | 7:0     | BP[10:3]               | Breakpoint / 14-Bit Mode zero offset                           |  |
|         | 0       | BP[11]                 |  |  |
| -       | 1       | BP[12]                 | Breakpoint / 14-Bit Mode zero point offset                     |  |
| -       | 2       | BP[13]                 | -  |  |
| -       | 3       | Extended_range_disable | Disables the extended range for magnetic input field           |  |
| 0x1D -  | 4       | Reduced_angle_range    | Enables the reduced angle range for segments smaller 23 degree |  |
| -       | 5       | -                      | Not used   |  |
| -       | 6       | -                      | Not used   |  |
| -       | 7       | Customer_lock          | Customer lock  |  |
| 0x1E    | 7:0     | VendorID[7:0]          | Vendor ID (F3)   |  |
| 0x1F    | 7:0     | Signature[7:0]         | Signature calculated across the full OTP                       |  |

# 7.2 Volatile memory register description

Table 14: Volatile memory register description

| Address | Bit nr. | Symbol             | R/W | Description   |
|---------|---------|--------------------|-----|---|
|         | 4:0     | -                  |     | Not used  |
| 0x23    | 5       | DSP_reset          | R/W | Reset of the DSP (Digital Signal Processing)                          |
| -       | 6       | GLoad              | R/W | Enables GLoad   |
| -       | 7       | -                  |     | Not used  |
| 0x32    | 7:0     | Angle_CORDIC[7:0]  | R   | 14-Bit Angle information (raw value without zero                      |
| 0.22    | 5:0     | Angle_CORDIC[13:8] | R   | offset)   |
| 0x33    | 7:6     | -                  |     | Not used  |
| 0x34    | 7:0     | Magnitude          | R   | Magnitude at the CORDIC output  |
| 0x35    | 7:0     | AGC                | R   | AGC (Automatic Gain Control)  |
| 0x36    | 7:0     | Angle_DSP[7:0]     | R   | 12-Bit Angle information (with zero offset, and<br>customer settings) |
| 0x37    | 3:0     | Angle_DSP[11:8]    | R   |   |
| UX37 -  | 7:4     | -                  |     | Not used  |
| 0x38    | 7:0     | -                  | -   | _ Not used  |
| 0.20    | 3:0     | -                  | -   |   |
| 0x39    | 7:4     | -                  |     | Not used  |
| 0x3A    | 7:0     | FUSA[7:0]          | R   |   |
| 0x3B    | 5:0     | FUSA[13:8]         | R   | FUSA output   |

### 7.3 SFR description

Table 15: SFR description

| Address | Bit nr. | Symbol        | Description                               |
|---------|---------|---------------|---|
| 0x60    | 7:0     | Pass2Function | Page to function, and Programming chapter |
| 0x61    | 7:0     | FasszFunction | Pass-to-function, see Programming chapter |
| 0x62    | 7:0     | BurnOTP       | BurnOTP, see Programming chapter          |
| 0x63    | 7:0     | Bunon         |   |

# 7.4 Programming


### 7.4.1 UART-over-PSI5

The AS5172 is equipped with a one wire UART-over-PSI5 interface based on a "Tooth Gap" similar method according PSI5 specification, which allows reading and writing the registers as well as permanent programming of the non-volatile OTP memory (One Time Programmable).

By default the AS5172 is in the so-called *Communication Mode*. In this mode, it is possible to configure the register settings.

A voltage modulation on the supply lines (VDD and GND) is used to realize a Programmer-to-Sensor communication. The Sensor-to-Programmer communication is done with current modulation.

The physical layer of the two communication modes is shown in Figure 6 and Figure 7 below.



#### Figure 6: Bit encoding of programmer-to-sensor communication

A logical "0" is represented by a sync pulse (V<sub>H</sub>) on the VDD line for a duration of  $t_{BIT}$ . A logical "1" by the absence of the sync pulse (V<sub>L</sub>) for a duration of  $t_{BIT}$ .




Figure 7: Bit encoding of sensor-to-programmer communication

A logical "0" is represented by an increased sink current ( $I_H$ ) on the VDD line for a duration of  $t_{BIT}$ . A logical "1" by normal sink current ( $I_H$ ) for a duration of  $t_{BIT}$ .

| Symbol           | Parameter               | Condition     | Min   | Тур   | Мах   | Unit |
|------------------|-------------------------|---------------|-------|-------|-------|------|
| V <sub>H</sub>   | High level voltage      |               | 11    |       | 12    | V    |
| VL               | Low level voltage       |               | 5.5   |       | 6     | V    |
| Ι <sub>Η</sub>   | High level sink current | Typical value |       | 49    |       | mA   |
| ۱ <sub>L</sub>   | Low level sink current  | Typical value |       | 19    |       | mA   |
| t <sub>BIT</sub> |                         |               | 25.6  | 26    | 26.5  | μs   |
| Baudrate         |                         |               | 37800 | 38400 | 39000 | Baud |

#### Table 16: UART-over-PSI5 protocol


For further information please refer to application note AN\_AS5172\_Programming\_Procedure\_V1-00

ams OSRAM also provides a programmer which supports the above-mentioned protocol. Please get in contact with the application engineering team.

## 7.5 UART protocol

The UART interface allows reading and writing two consecutive addresses. The standard UART sequence consists of four frames. Each frame begins with a start bit (START), which is followed by 8 data bits (D[0:7]), one parity bit (PAR), and a stop bit (STOP), as shown in Figure 8.

Figure 8: UART protocol frame



The PAR bit is even parity calculated over the data bits (D[7:0]). Each frame is transferred from LSB to MSB.

The first frame is the synchronization frame and consists D[7:0] = 0x55. This frame synchronizes the baud rate between the AS5172 and the programmer.

The second frame contains the register address (D[6:0] = ADDRESS) and the write/read command (WRITE: D[7]=0; READ: D[7]=1).


The third and fourth frame will be written/read to/from the location specified by ADDRESS and ADDRESS+1, respectively.

Figure 9 and Figure 10 show examples of a WRITE and READ sequence.

| Sync Frame  | Register Address  | Low Byte   | High Byte   |
|---|---|--|---|
| 0x55  |   | 0x20   | 0x00  |
| START<br>START<br>START<br>START<br>START<br>START<br>START<br>START<br>START<br>START<br>START<br>START<br>START<br>START<br>START<br>START<br>START<br>START<br>START<br>START<br>START<br>START<br>START<br>START<br>START<br>START<br>START<br>START<br>START<br>START<br>START<br>START<br>START<br>START<br>START<br>START<br>START<br>START<br>START<br>START<br>START<br>START<br>START<br>START<br>START<br>START<br>START<br>START<br>START<br>START<br>START<br>START<br>START<br>START<br>START<br>START<br>START<br>START<br>START<br>START<br>START<br>START<br>START<br>START<br>START<br>START<br>START<br>START<br>START<br>START<br>START<br>START<br>START<br>START<br>START<br>START<br>START<br>START<br>START<br>START<br>START<br>START<br>START<br>START<br>START<br>START<br>START<br>START<br>START<br>START<br>START<br>START<br>START<br>START<br>START<br>START<br>START<br>START<br>START<br>START<br>START<br>START<br>START<br>START<br>START<br>START<br>START<br>START<br>START<br>START<br>START<br>START<br>START<br>START<br>START<br>START<br>START<br>START<br>START<br>START<br>START<br>START<br>START<br>START<br>START<br>START<br>START<br>START<br>START<br>START<br>START<br>START<br>START<br>START<br>START<br>START<br>START<br>START<br>START<br>START<br>START<br>START<br>START<br>START<br>START<br>START<br>START<br>START<br>START<br>START<br>START<br>START<br>START<br>START<br>START<br>START<br>START<br>START<br>START<br>START<br>START<br>START<br>START<br>START<br>START<br>START<br>START<br>START<br>START<br>START<br>START<br>START<br>START<br>START<br>START<br>START<br>START<br>START<br>START<br>START<br>START<br>START<br>START<br>START<br>START<br>START<br>START<br>START<br>START<br>START<br>START<br>START<br>START<br>START<br>START<br>START<br>START<br>START<br>START<br>START<br>START<br>START<br>START<br>START<br>START<br>START<br>START<br>START<br>START<br>START<br>START<br>START<br>START<br>START<br>START<br>START<br>START<br>START<br>START<br>START<br>START<br>START<br>START<br>START<br>START<br>START<br>START<br>START<br>START<br>START<br>START<br>START<br>START<br>START<br>START<br>START<br>START<br>START<br>START<br>START<br>START<br>START<br>START<br>START<br>START<br>START<br>START<br>START<br>START<br>START<br>START<br>START<br>START<br>START<br>START<br>START<br>START<br>START<br>START<br>START<br>START<br>START<br>START<br>START<br>START<br>START<br>START<br>START<br>START<br>START<br>START<br>START<br>START<br>START<br>START<br>START<br>START<br>START<br>START<br>START<br>START<br>START<br>START<br>START<br>START<br>START<br>START<br>START<br>START<br>START<br>START<br>START<br>START<br>START<br>START<br>START<br>START<br>START<br>START<br>START<br>START<br>START<br>START<br>START<br>START<br>START<br>START<br>START<br>START<br>START<br>START<br>START<br>START<br>START<br>START<br>START<br>START<br>START<br>START<br>START<br>START<br>START<br>START<br>START<br>START<br>START<br>START<br>START<br>START<br>START<br>START<br>START<br>START<br>START<br>START<br>START<br>START<br>START<br>START<br>START<br>START | 1 1 0 0 0 1 0 0 1 1<br>U 1 0 0 0 1 0 0 1 1<br>U 1 0 0 0 1 0 0 1 1<br>U 1 0 0 0 1 0 0 1 1<br>U 1 0 0 0 1 0 0 1 1<br>U 1 0 0 0 1 0 0 1 1<br>U 1 0 0 0 1 0 0 1 1<br>U 1 0 0 0 1 0 0 1 0 0 1 1<br>U 1 0 0 0 1 0 0 1 0 0 1 1<br>U 1 0 0 0 1 0 0 1 0 0 1 1<br>U 1 0 0 0 1 0 0 1 0 0 1 1<br>U 1 0 0 0 1 0 0 1 0 0 1 1<br>U 1 0 0 0 1 0 0 1 0 0 1 1<br>U 1 0 0 0 1 0 0 0 1 0 0 0 1 1<br>U 1 0 0 0 0 1 0 0 0 1 0 0 0 0 0 0 0 0 0 | START O<br>LSB 0 0 0 0 0 0<br>MSB 0 1 0 0 0 0 0<br>PAR 0 1 0 0 0 0 0 | START o<br>LSB 0<br>MSB 0<br>MSB 0<br>PAR 0<br>STOP 1 |

Figure 9: Example of WRITE (Reg[0x23] = 0x20 and Reg [0x24] = 0x00)

### Figure 10: Example of READ (Reg[0x32] = 0xB6 and Reg [0x24] = 0x2C)



### 7.5.1 Reading of the 14-bit angle information

To read the current position of the magnet (Angle) the following procedure is necessary:

- **1.** Set the DSP\_reset bit in Reg(0x23) to 1 (WRITE Reg(0x23) = 0x20)
- 2. Read Angle\_CORDIC register (READ Reg(0x32) and Reg(0x33))
- **3.** Set the DSP\_reset bit in Reg(0x23) to 0 (WRITE Reg(0x23) = 0x00)

The DSP\_reset bit resets the internal DSP. After a reset, the Angle\_CORDIC register is updated.

### 7.5.2 Reading the magnitude and AGC

To read the current Magnitude and AGC value following procedure is necessary:

- **1.** Set the DSP\_reset bit in Reg(0x23) to 1 (WRITE Reg(0x23) = 0x20)
- 2. Read Magnitude and AGC register (READ Reg(0x34) and Reg(0x35))
- **3.** Set the DSP\_reset bit in Reg(0x23) to 0 (WRITE Reg(0x23) = 0x00)

The DSP\_reset bit resets the internal DSP. After a reset, the Magnitude and AGC registers are updated.

### 7.5.3 Exiting the communication mode

To exit the *Communication Mode* and enter *Functional Mode* a special Pass-to-function command is necessary. Therefore a specific value has to be written into registers 0x60 and 0x61.

Pass2Function: WRITE Reg(0x60) = 0x70 and Reg(0x61) = 0x51



The device is temporarily set to operational mode until a sensor reset happens.

### 7.5.4 Burn the OTP registers

To permanently program the device a special BurnOTP command is necessary. Therefore a specific value has to be written into registers 0x62 and 0x63.


BurnOTP: WRITE Reg(0x62) = 0x70 and Reg(0x63) = 0x51

This commands permanently burns the OTP memory based on poly silicon fuses. After fusing a verification of the burn quality is mandatory to avoid bit-flips over temperature and lifetime. This can be done with the GLoad operation. For further information please refer to application note AN\_AS5172\_Programming\_Procedure\_V1-00.

### 7.5.5 AS5172 transfer function

After programming the Customer\_lock in the OTP or by using the Pass-to-function command the AS5172 is working in the selected PSI5 mode over the VDD pin.

The DSP block generates a linear transfer function proportional to the angle of the rotating magnet which is fed into the PSI5 interface. The PSI5 interface works with 10-bit resolution in PSI5 V1.3 and 12-bit resolution in PSI5 V2.1. Figure 11 shows the transfer function in detail.





#### Table 17: PSI5 protocol output resolution

| Symbol   | Parameter                   | Condition | Value | Unit |
|----------|-----------------------------|-----------|-------|------|
| OTR_V1.3 | Output resolution PSI5 V1.3 | PSI5 V1.3 | 10    | Bit  |
| OT1      |                             |           | -480  | LSB  |
| OT2      |                             |           | +480  | LSB  |

| Symbol   | Parameter                   | Condition | Value | Unit |
|----------|-----------------------------|-----------|-------|------|
| OTR_V2.1 | Output Resolution PSI5 V2.1 | PSI5 V2.1 | 12    | Bit  |
| OT1      |                             |           | -2048 | LSB  |
| OT2      |                             |           | +2048 | LSB  |

The PSI5 output characteristic is programmable in the OTP memory. The parameters T1, T2 and BP define the linear transfer function. Figure 11 shows a simple example of a typical output function.

The mechanical starting point T1 and the mechanical end point T2 define the mechanical range. The BP (Breakpoint) defines the transition point between OT1 and OT2.

These parameters are input parameters. Using a DLL provided by ams OSRAM, these parameters are converted into the final OTP parameters: CLH, CLL, Offset, Gain and BP.

For detailed information regarding the calculation DLL please get in contact with the application engineering team at ams OSRAM.

### 7.6 Multiple quadrants


The multiple quadrant option allows repeating the same output slope up to four times over a full 360° rotation as shown in Figure 12, Figure 13, Figure 14 and Figure 15. The Quadrant bits in register (0x13) set the number of quadrant as shown in Table 18. Additionally a built-in quadrant detection can indicate the currently active quadrant in a special PSI5 data frame.

For more information please refer to chapter PSI5 modes.


Table 18: Quadrant selection

| Quadrant | Number of quadrants | Max. mechanical range |
|----------|---------------------|-----------------------|
| 00       | Single              | 360°                  |
| 01       | Dual                | 180°                  |
| 10       | Triple              | 120°                  |
| 11       | Quadruple           | 90°                   |


Figure 12: Single quadrant




### Figure 13: Dual quadrant



### Figure 14: Triple quadrant





amu osrai

### 7.6.1 Extended magnetic input range

By default the AS5172B operates in Extended Mode. This mode extends the magnetic input field range and allows increasing of the air gap between sensor and magnet. The extended range can be disabled with Extended\_range\_disable bit. For further information about the Extended Mode please refer to application note "AN\_AS5172\_ExtendedMode\_V1-00.pdf".

### 7.6.2 Rolling counter

The frame control bits in the PSI5 frame can be used as a rolling counter. This setting can be enabled in the OTP. If this setting is enabled the rolling counter starts incrementing from value 0x0 once the initialization is finished. When reaching a value of 0x7 the counter is reset at starts with 0x0 again.

In PSI5 16-bit frame mode, the rolling count enables a toggle bit in A14 of the frame.

### 7.6.3 Special functions

The AS5172 features special functions which can be activated in the OTP. This settings are not according the PSI5 V2.1 standard.

### 7.6.4 14-bit mode

The 14-bit mode is only available for AS5172B. In this mode the 14-bit angle information is provided on the PSI5 interface. The 14-bit mode can be activated by PSI5\_14bit\_angle bit (Quadrant setting must be 00).

This special setting works different to the typical AS5172 transfer function.

If this mode is activated, the sensor uses registers 0x1B to 0x1D as zero offset registers. Additionally the bit direction in register 0x01 changes the direction of the output function.

### Table 19: PSI5 protocol output resolution

| Quadrant | Parameter                     | Condition | Value | Unit |
|----------|-------------------------------|-----------|-------|------|
| OTR_14   | Output resolution 14-bit mode | PSI5 V2.1 | 14    | Bit  |
| OT1      |                               |           | -8192 | LSB  |
| OT2      |                               |           | +8192 | LSB  |

#### 7.6.5 Quadrant detection

The PSI5 protocol includes an information of the used quadrant. Detection necessary for safety relevant application to detect a movement from one quadrant to the next. See detailed protocol information.

### 7.6.6 Extended PSI5 initialization phase

Extending to 32 datablock during Init phase. D1 to D22 according Table 39. D23 to D32 = 0000. Extension necessary for systems with 32 Datablocks during Init Phase.

## 7.7 PSI5 interface

### 7.7.1 Bit encoding - AS5172 to ECU communication

A "low" level (I<sub>S,Low</sub>) is represented by the normal (quiescent) current consumption of the Sensor(s). A "high" level (I<sub>S,High</sub>) is generated by an increased current sink of the Sensor (I<sub>S,Low</sub> +  $\Delta$ I<sub>S</sub>). The current modulation is detected within the receiver Sensor.




Figure 16: Bit encoding using supply current modulation

Manchester coding is used for data transmission. A logic "0" is represented by a rising slope and a logic "1" by a falling slope of the current in the middle of t<sub>Bit</sub>.


Table 20: Bit encoding timing

| Symbol             | Parameter                     | Min | Тур | Max | Unit | Comments                                     |
|--------------------|-------------------------------|-----|-----|-----|------|--|
| t <sub>Bit_L</sub> | Bit time (125 kbit/s<br>mode) |     | 8   |     | μs   | 16 CLK cycles of the internal 2 MHz clock    |
| t <sub>Bit_H</sub> | Bit time (189 kbit/s<br>mode) |     | 5.3 |     | μs   | 14 CLK cycles of the internal 2.67 MHz clock |

### 7.7.2 Data frames - AS5172 to ECU communication

Each PSI5 data frame consists of N bits containing two start bits and one parity bit with even parity (or 3 CRC bits) and N-3 (N-5) data bits. Data bits are transmitted LSB first. The data frames are sent periodically from the sensor to the ECU. A minimum gap time  $t_{Gap}$  larger than one maximum bit duration  $t_{Bit}$  is required between two data frames.





#### 7.7.3 Data ranges

The AS5172 supports the data range according PSI5 standard V2.1 and V1.3.

PSI5 data messages are divided into three separate ranges: A data range for the sensor output signal, a range for status and error messages and a range for initialization data.

#### 7.7.4 Data range according PSI5 V1.3

If AS5172 is used in the 10-bit mode, the decimal values –480 to +480 are used for the sensor output signal. The range –512 to –481 is reserved block and data IDs which are used for transmitting initialization data during startup of the AS5172. The range from +481 to +511 is used for status and error messages.

The 10 bit data range is used only in the LowRes mode of the sensor. The 12-bit output value from the DSP has to be mapped to the data range of -480 to +480 (10 bit, signed) by taking only the 10 higher order bits, subtracting the mid-code, and apply clamping to the data range of -480 to +480.

#### Table 21: Data range for 10-bit mode

| Dec  | Hex   | Signification                           | Range  |   |
|------|-------|---|--|---|
| +511 | 0x1FF | Reserved (ECU internal use) *1          |  |   |
| :    | :     | Reserved (ECU internal use) *1          | _  |   |
| +504 | 0x1F8 | Reserved (ECU internal use) *1          | _  |   |
| +503 | 0x1F7 | Reserved (Sensor use) *2                | _  |   |
| +502 | 0x1F6 | Reserved (Sensor use) *2                | _  |   |
| +501 | 0x1F5 | Reserved (Sensor use) *2                | _  |   |
| +500 | 0x1F4 | "Sensor Defect"                         | -  |   |
| +499 | 0x1F3 | Reserved (ECU internal use) *1          | -  |   |
| :    | :     | Reserved (ECU internal use) *1          | -  |   |
| +496 | 0x1F0 | Reserved (ECU internal use) *1          | _  |   |
| +495 | 0x1EF | Reserved (Sensor use) *2                | Status and Error Messages  | 2 |
| :    | :     | Reserved (Sensor use) *2                | _  |   |
| +489 | 0x1E9 | "Sensor in Diagnostic Mode"             | _  |   |
| +488 | 0x1E8 | "Sensor Busy"                           | _  |   |
| +487 | 0x1E7 | "Sensor Ready"                          | _  |   |
| +486 | 0x1E6 | "Sensor Ready but Unlocked"             | _  |   |
| +485 | 0x1E5 | Reserved (Sensor use) *2                | _  |   |
| +484 | 0x1E4 | Reserved (Sensor use) *2                | -  |   |
| +483 | 0x1E3 | Reserved (Sensor use) *2                | -  |   |
| +482 | 0x1E2 | Bidirectional Communication: RC "Error" | -  |   |
| +481 | 0x1E1 | Bidirectional Communication: RC "OK"    | -  |   |
| +480 | 0x1E0 | Highest Positive Sensor Signal          |  |   |
| :    | :     | :                                       |  |   |
| 0    | 0x000 | Signal Amplitude "0"                    | Sensor Output Signal   | 1 |
| :    | :     | :                                       |  |   |
| -480 | 0x220 | Highest Negative Sensor Signal          |  |   |
| -481 | 0x21F | Status Data 1111                        |  |   |
| :    | :     | :                                       | -  |   |
| -496 | 0x210 | Status Data 0000                        | <ul> <li>Block ID's and Data for Initialization</li> </ul>                         | 2 |
| -497 | 0x20F | Block ID 16                             | – טוטטא אזעט s and שמנמ וסר וחונומווצמנוסח<br>איטטוס s and שמנמ וסר וחונומווצמנוסח | 3 |
| :    | :     | :                                       | -  |   |
| -512 | 0x200 | Block ID 1                              | _  |   |

When using the AS5172 in 10-bit mode the data frame consists of 2 start bits (S1, S2), 10 data bits (D0-D9) which represent the angle and an even parity bit (P).

Table 22: Data frame for 10-bit mode

| Start | bits |    |    |    | 10-bit : | sensor d | lata (LSE | B first) |    |    |    | Parity |
|-------|------|----|----|----|----------|----------|-----------|----------|----|----|----|--------|
| S1    | S2   | A0 | A1 | A2 | A3       | A4       | A5        | A6       | A7 | A8 | A9 | Р      |
| 0     | 0    | D0 | D1 | D2 | D3       | D4       | D5        | D6       | D7 | D8 | D9 | Р      |

The AS5172 has also the possibility to provide the 12-bit angle value in the PSI5 V1.3 specification.

The substandard vehicle describes this method to map a 12-bit word into a 16-bit data frame and splitting of this into two 10-bit frames.

#### 7.7.4.1 Data range according PSI5 V2.1

If AS5172 is used in the 20-bit mode, the decimal values -30720 to +30720 are used for the sensor output signal. The range -32768 to -30784 is reserved block and data IDs which are used for transmitting initialization data during startup of the AS5172. The range from +31168 to +32767 is used for status and error messages.

| Dec    | Hex    | Signification                  | Range                     |   |
|--------|--------|--------------------------------|---------------------------|---|
| 32767  | 0x7FFF | Reserved (ECU internal use)    |                           |   |
|        |        |                                | Status and Error Messages | 2 |
| +31168 | 0x79C0 | "Sensor Ready"                 |                           |   |
| :      | :      |                                |                           |   |
| +30720 | 0x7800 | Highest Positive Sensor Signal |                           |   |
| :      | :      | :                              |                           |   |
| 0      | 0x0000 | Signal Amplitude "0"           | Sensor Output Signal      | 1 |
| :      | :      | :                              |                           |   |
| -30720 | 0x8800 | Highest Negative Sensor Signal |                           |   |

Table 23: Data range for 20-bit mode

| Dec    | Hex    | Signification    | Range                                  |   |
|--------|--------|------------------|--|---|
| -30784 | 0x87C0 | Status Data 1111 |  |   |
| :      | :      | :                |  |   |
| -31744 | 0x8400 | Status Data 0000 | Block ID's and Data for Initialization | 3 |
| -31808 | 0x83C0 | Block ID 16      |  | 5 |
| :      | :      | :                |  |   |
| -32768 | 0x8000 | Block ID 1       |  |   |

**CALL OSRAM** 

#### 7.7.4.2 PSI5 data frame 20-bit mode with 12-bit sensor data

In 20-bit mode the PSI5 frame consists of 2 start bits (S1, S2), 3 frame control bits (F0, F1, F2), an error status bit (E0), 16 data bits (A0 to A15), and 3 CRC bits (C2, C1, C0).

As described in chapter Rolling counter the 3 frame control bits can be used as rolling counter. The error status bit is used to indicate a failure of the sensor to ECU (E0 = 1). If no failure is present this bit is always set to 0. The 12-bit angle information is transmitted on AO - A11. The upper fields A12 - A15 are set to 0.

| \$ | Start | bits | Fra | me co | ntrol | Error<br>status |    |    |    |    | 12-b | it senso | r data (l | sb first) | )  |    |     |     |     |     |     |     |    | CRC |    |
|----|-------|------|-----|-------|-------|-----------------|----|----|----|----|------|----------|-----------|-----------|----|----|-----|-----|-----|-----|-----|-----|----|-----|----|
| ę  | S1    | S2   | F0  | F1    | F2    | E0              | A0 | A1 | A2 | A3 | A4   | A5       | A6        | A7        | A8 | A9 | A10 | A11 | A12 | A13 | A14 | A15 | C2 | C1  | C0 |
|    | 0     | 0    | C0  | C1    | C2    | E0              | D0 | D1 | D2 | D3 | D4   | D5       | D6        | D7        | D8 | D9 | D10 | D11 | 0   | 0   | 0   | 0   | C2 | C1  | C0 |

Table 24: PSI5 data frame 20-bit mode with 12-bit sensor data

**CALL OSRAM** 

### 7.7.4.3 PSI5 data frame 20-bit mode with 12-bit sensor data and quadrant detection

For safety relevant applications, where multiple quadrant mode is used, additionally to the 12-bit angle information a quadrant information can be transmitted in A12 and A13. For more information refer to chapter Multiple quadrants.

| Star | t bits | Fra | me con | trol | Error<br>status |    |    |    |    | 12-bit | sensor o | lata (LS | B first) |    |    |     |     |     | drant<br>fo |     |     |    | CRC |    |
|------|--------|-----|--------|------|-----------------|----|----|----|----|--------|----------|----------|----------|----|----|-----|-----|-----|-------------|-----|-----|----|-----|----|
| S1   | S2     | F0  | F1     | F2   | E0              | A0 | A1 | A2 | A3 | A4     | A5       | A6       | A7       | A8 | A9 | A10 | A11 | A12 | A13         | A14 | A15 | C2 | C1  | C0 |
| 0    | 0      | C0  | C1     | C2   | E0              | D0 | D1 | D2 | D3 | D4     | D5       | D6       | D7       | D8 | D9 | D10 | D11 | Q0  | Q1          | 0   | 0   | C2 | C1  | C0 |

Table 25: PSI5 data frame 20-bit mode with 12-bit sensor data and quadrant detection

#### Table 26: Quadrant information

| Quadrant | Quadrant mode | Quadrant info on PSI5                    |
|----------|---------------|--|
| 00       | Single        | Q1 = 00<br>Q2 = 01                       |
| 01       | Dual          | Q1 = 00<br>Q2 = 01                       |
| 10       | Triple        | Q1 = 00<br>Q2 = 01<br>Q3 = 10            |
| 11       | Quadruple     | Q1 = 00<br>Q2 = 01<br>Q3 = 10<br>Q4 = 11 |

**CALL OSRAM** 

#### 7.7.4.4 PSI5 data frame 20-bit mode with 14-bit sensor data

For special applications where the full sensor resolution is necessary over a  $360^{\circ}$  rotation the AS5172 features a special 14-bit mode. In this mode the 14-bit angle information is transmitted from A0 – A13. A14 and A15 are filled with 0. For more information refer to chapter 14-bit mode.

| Start | bits | Fra | me cor | itrol | Error<br>status |    |    |    |    |    |    | 14-bit s | ensor | data (LS | B first) |     |     |     |     |     |     |    | CRC |    |
|-------|------|-----|--------|-------|-----------------|----|----|----|----|----|----|----------|-------|----------|----------|-----|-----|-----|-----|-----|-----|----|-----|----|
| S1    | S2   | F0  | F1     | F2    | E0              | A0 | A1 | A2 | A3 | A4 | A5 | A6       | A7    | A8       | A9       | A10 | A11 | A12 | A13 | A14 | A15 | C2 | C1  | C0 |
| 0     | 0    | C0  | C1     | C2    | E0              | D0 | D1 | D2 | D3 | D4 | D5 | D6       | D7    | D8       | D9       | D10 | D11 | D12 | D13 | 0   | 0   | C2 | C1  | C0 |

#### Table 27: PSI5 data frame 20-bit frame 20-bit mode with 14-bit sensor data

**CALL OSRAM** 

#### 7.7.4.5 PSI5 data frame 16-bit mode

In 16-bit mode the PSI5 frame consists of 2 start bits (S1, S2), an error status bit (E0), 15 data bits (A0 to A14), and 3 CRC bits (C2, C1, C0).

The error status bit is used to indicate a failure of the sensor to ECU (E0 = 1). If no failure is present this bit is always set to 0. The 16-bit frame can transmit the 12-bit angle information (A0 – A11) but also the 14-bit angle by activating the 14-bit mode in the OTP. (A0 - A13). The field A14 is by default set to 0 but can also be used as a toggle bit by activating the Rolling Counter.

| Sta | rt bits | Error status |    |    |    |    |    |    | 14-bit sen | sor data (L | SB first) |    |     |     |     |     |     |    | CRC |    |
|-----|---------|--------------|----|----|----|----|----|----|------------|-------------|-----------|----|-----|-----|-----|-----|-----|----|-----|----|
| S1  | S2      | E0           | A0 | A1 | A2 | A3 | A4 | A5 | A6         | A7          | A8        | A9 | A10 | A11 | A12 | A13 | A14 | C2 | C1  | C0 |
| 0   | 0       | E0           | D0 | D1 | D2 | D3 | D4 | D5 | D6         | D7          | D8        | D9 | D10 | D11 | D12 | D13 | 0   | C2 | C1  | C0 |

Table 28: PSI5 data frame 16-bit mode with 12-bit sensor data

#### 7.7.5 PSI5 modes

The AS5172 can be configured in several PSI5 modes according standard V1.3 and V2.1. This modes can be selected via registers 0x01, 0x11 and 0x12. The tables in Table 24 and Table 25 show the different modes.

Independent from the specific mode also other options can be activated in this registers:

- Low power mode (set bit[2] in register 0x11)
- Initialization phase repetition factor
- Extended Initialization phase (32 blocks)
- Rolling counter (set bit[7] in register 0x11)
- 14-bit mode

#### Table 29: PSI5 modes V1.3

|                  |  |  | Reg  | ister  |
|------------------|--|--|--|--|
| Timeslot         | Discharge  | High resolution _  | 0x11   | 0x12   |
| Timeslot 1       | -  | -  | 0x00   | 0x00   |
| Timeslot 2       | -  | -  | 0x00   | 0x08   |
| Timeslot 3       | -  | -  | 0x00   | 0x10   |
| Timeslot 2       | Х  | -  | 0x00   | 0x09   |
| Timeslot 3       | Х  | -  | 0x00   | 0x11   |
| Timeslot 1 and 2 | -  | Х  | 0x40   | 0x00   |
| Timeslot 2 and 3 | -  | Х  | 0x40   | 0x08   |
| Timeslot 2 and 3 | Х  | Х  | 0x40   | 0x09   |
| -                | -  | -  | 0x10   | 0x00   |
| -                | -  | -  | 0x30   | 0x00   |
| -                | -  | Х  | 0x50   | 0x00   |
| -                | -  | Х  | 0x70   | 0x00   |
|                  | Timeslot 1<br>Timeslot 2<br>Timeslot 3<br>Timeslot 3<br>Timeslot 1 and 2<br>Timeslot 2 and 3<br>Timeslot 2 and 3<br>Timeslot 2 and 3 | Timeslot 1-Timeslot 2-Timeslot 3-Timeslot 2XTimeslot 3XTimeslot 1 and 2-Timeslot 2 and 3-Timeslot 2 and 3X | Timeslot 1-Timeslot 2-Timeslot 2-Timeslot 3-Timeslot 2XTimeslot 3XTimeslot 3-X-Timeslot 1 and 2-X-Timeslot 2 and 3 | TimeslotDischargeHigh resolution0x11Timeslot 1-Timeslot 2-Timeslot 3-Timeslot 3-Timeslot 3XTimeslot 3XTimeslot 3XTimeslot 3XTimeslot 3XTimeslot 3XOx00Timeslot 1 and 2-XOx40Timeslot 2 and 3XXOx40 |

Table 30: PSI5 modes V2.1

|               |            |      | Register |      |
|---------------|------------|------|----------|------|
| PSI5 mode     | Timeslot _ | 0x01 | 0x11     | 0x12 |
| P20CRC-500/1L | Timeslot 1 | 0x00 | 0x02     | 0x00 |
| P20CRC-500/2L | Timeslot 2 | 0x00 | 0x02     | 0x08 |
| P20CRC-500/2H | Timeslot 1 | 0x00 | 0x03     | 0x00 |
| P20CRC-500/2H | Timeslot 2 | 0x00 | 0x03     | 0x08 |
| P20CRC-500/3H | Timeslot 1 | 0x00 | 0x0B     | 0x00 |
| P20CRC-500/3H | Timeslot 2 | 0x00 | 0x0B     | 0x08 |
| P20CRC-500/3H | Timeslot 3 | 0x00 | 0x0B     | 0x10 |
| P16CRC-500/3H | Timeslot 1 | 0x20 | 0x01     | 0x00 |
| P16CRC-500/3H | Timeslot 2 | 0x20 | 0x01     | 0x08 |
| P16CRC-500/3H | Timeslot 3 | 0x20 | 0x01     | 0x10 |
| A20CRC-200/1H | -          | 0x00 | 0x33     | 0x00 |
| A20CRC-500/1H | -          | 0x00 | 0x13     | 0x00 |
| A20CRC-500/2H | -          | 0x00 | 0x1B     | 0x00 |
| A20CRC-300/1L | -          | 0x00 | 0x12     | 0x00 |

#### 7.7.6 PSI5 timing

The following chapter describes the timings for the different PSI5 modes.

The timing is according the internal clock rate of 2 MHz or 2.67 MHz respectively. This clock rates are derived from the main clock of 16 MHz with a  $\pm 3.5\%$  variation.

### 7.7.6.1 Timing synchronous mode P10P-500/3L




Figure 18: Synchronous mode P10P-500/3L

#### Table 31: Timings parameters of P10P-500/3L

| Symbol                 | Parameter              | Min   | Тур | Max   | Units | Comments                                      |
|------------------------|------------------------|-------|-----|-------|-------|---|
| t <sub>Bit_L</sub>     | Bit time               | 7.7   | 8   | 8.3   | μs    | 16 CLK cycles of the internal 2 MHz clock     |
| t <sub>frame_10L</sub> | Frame duration         | 100.4 | 104 | 107.6 | μs    | 208 CLK cycles of the internal<br>2 MHz clock |
| t <sub>TRIG</sub>      | Trigger detection time | 0     | 4.5 | 10    | μs    | From start of synch. pulse                    |
| t <sub>slot1</sub>     | Start of time slot 1   | 44    | 51  | 59    | μs    | 88 CLK cycles of the internal 2 MHz clock     |
| t <sub>slot2</sub>     | Start of time slot 2   | 181.3 | 195 | 210   | μs    | 376 CLK cycles of the internal<br>2 MHz clock |

| Symbol                  | Parameter                  | Min   | Тур | Max   | Units | Comments                                      |
|-------------------------|----------------------------|-------|-----|-------|-------|---|
| t <sub>slot3</sub>      | Start of time slot 3       | 328.9 | 350 | 372.8 | μs    | 686 CLK cycles of the internal<br>2 MHz clock |
| t <sub>slot3,end</sub>  | End of time slot 3         | 427.7 | 454 | 482   | μs    |   |
| t <sub>cycle,P500</sub> | Cycle time P10P-<br>500/3L | 250   | 500 | -     | μs    |   |

## 7.7.6.2 Timing synchronous mode P10P-500/3L with discharge pulse





Figure 19: Synchronous mode P10P-500/3L with discharge pulse

#### Table 32: Timings parameters of P10P-500/3L with discharge pulse

| Symbol                 | Parameter              | Min   | Тур   | Max   | Unit | Comments                                     |
|------------------------|------------------------|-------|-------|-------|------|--|
| t <sub>Bit_L</sub>     | Bit time               | 7.7   | 8     | 8.3   | μs   | 16 CLK cycles of the internal 2 MHz clock    |
| t <sub>frame_10L</sub> | Frame duration         | 100.4 | 104   | 107.6 | μs   | 208 CLK cycles of the internal 2MHz clock    |
| t <sub>TRIG</sub>      | Trigger detection time | 0     | 3.25  | 7.5   | μs   | From start of synch. pulse                   |
| td1                    | Signal discharge       | 18.5  | 22.75 | 28    | μs   | 39 CLK cycles of the internal<br>2 MHz clock |
| td2                    | Discharge stop time    | 38    | 43.25 | 50    | μs   | 80 CLK cycles of the internal<br>2 MHz clock |
| t <sub>slot1</sub>     | Start of time slot 1   | 44    | 51    | 59    | μs   | 88 CLK cycles of the internal 2 MHz clock    |

| Symbol                  | Parameter              | Min   | Тур | Мах   | Unit | Comments                                      |
|-------------------------|------------------------|-------|-----|-------|------|---|
| t <sub>slot2</sub>      | Start of time slot 2   | 181.3 | 195 | 210   | μs   | 376 CLK cycles of the internal 2 MHz clock    |
| t <sub>slot3</sub>      | Start of time slot 3   | 328.9 | 350 | 372.8 | μs   | 686 CLK cycles of the internal<br>2 MHz clock |
| t <sub>slot3,end</sub>  | End of time slot 3     | 427.7 | 454 | 482   | μs   |   |
| t <sub>cycle,P500</sub> | Cycle time P10P-500/3L | 250   | 500 | -     | μs   |   |

## 7.7.6.3 Timing asynchronous modes A10P-250/1L and A10P-500/1L



#### Figure 20: Asynchronous modes A10P- 50/1L and A10P-500/1L

Table 33: Timings parameters of A10P- 50/1L and A10P-500/1L

| Symbol                  | Parameter              | Min Typ |     | Max   | Unit | Comments                                       |
|-------------------------|------------------------|---------|-----|-------|------|--|
| t <sub>Bit_L</sub>      | Bit Time               | 7.7     | 8   | 8.3   | μs   | 16 CLK cycles of the internal 2 MHz clock      |
| t <sub>frame_10L</sub>  | Frame Duration         | 100.4   | 104 | 107.6 | μs   | 208 CLK cycles of the internal 2 MHz clock     |
| t <sub>cycle,250L</sub> | Cycle Time A10P-250/1L | 241.2   | 250 | 258.8 | μs   | 500 CLK cycles of the internal 2 MHz clock     |
| t <sub>cycle,500L</sub> | Cycle Time A10P-500/1L | 482.5   | 500 | 517.5 | μs   | 1000 CLK cycles of the<br>internal 2 MHz clock |

# Table 34: Timing parameters of synchronous modes P20CRC-500/1L,P20CRC-500/2L, P20CRC-500/2H, P20CRC-500/3H

| Symbol                     | Parameter                                 | Min    | Тур    | Max    | Unit | Comments                                      |
|----------------------------|---|--------|--------|--------|------|---|
| t <sub>Bit_L</sub>         | Bit Time P20CRC-500/1L/2L                 | 7.7    | 8      | 8.3    | μs   | 16 CLK cycles of the<br>internal 2 MHz clock  |
| t <sub>frame_20L</sub>     | Frame Duration P20CRC-<br>500/1L/2L       | 193    | 200    | 207    | μs   | 400 CLK cycles of the<br>internal 2 MHz clock |
| T <sub>Bit_H</sub>         | Bit Time P20CRC-500/2H/3H                 | 5.06   | 5.25   | 5.44   | μs   | 14 CLK cycles of the internal 2.67 MHz clock  |
| t <sub>frame_20H</sub>     | Frame Duration P20CRC-<br>500/2H/3H       | 126.66 | 131.25 | 135.84 | μs   | 350 CLK cycles of the internal 2.67 MHz clock |
| t <sub>TRIG</sub>          | Trigger Detection Time                    | 0      | 4.5    | 10     | μs   | From start of synch. pulse                    |
| t <sub>slot1_20L</sub>     | Start of Time Slot 1 P20CRC-<br>500/1L/2L | 44     | 48.5   | 56     | μs   | 88 CLK cycles of the internal 2 MHz clock     |
| t <sub>slot1_20L,end</sub> | End of Time Slot 1 P20CRC-<br>500/1L/2L   | 234    | 251    | 269    | μs   | 400 CLK cycles of the internal 2 MHz clock    |
| t <sub>slot1_20H</sub>     | Start of Time Slot 1 P20CRC-<br>500/2H    | 44     | 51     | 59     | μs   | 119 CLK cycles of the internal 2.67 MHz clock |
| t <sub>slot1_20H,end</sub> | End of Time Slot 1 P20CRC-<br>500/2H      | 169    | 182.25 | 198    | μs   |   |
|                            |   |        |        |        |      |   |

| Symbol                     | Parameter                              | Min   | Тур    | Max   | Unit | Comments                                      |
|----------------------------|--|-------|--------|-------|------|---|
| t <sub>slot1_20H</sub>     | Start of Time Slot 1 P20CRC-<br>500/3H | 44    | 45     | 56    | μs   | 112 CLK cycles of the internal 2.67 MHz clock |
| t <sub>slot1_20H,end</sub> | End of Time Slot 1 P20CRC-<br>500/3H   | 175.4 | 177.5  | 190.5 | μs   |   |
| t <sub>slot2_20L</sub>     | Start of Time Slot 2 P20CRC-<br>500/2L | 267.5 | 273    | 288   | μs   | 540 CLK cycles of the internal 2 MHz clock    |
| t <sub>slot2_20L,end</sub> | End of Time Slot 2 P20CRC-<br>500/2L   | 464   | 473    | 492   | μs   |   |
| t <sub>slot2_20H</sub>     | Start of Time Slot 2 P20CRC-<br>500/2H | 203.5 | 218.25 | 235.5 | μs   | 570 CLK cycles of the internal 2.67 MHz clock |
| t <sub>slot2_20H,end</sub> | End of Time Slot 2 P20CRC-<br>500/2H   | 328.5 | 349.5  | 374.5 | μs   |   |
| t <sub>slot2_20H</sub>     | Start of Time Slot 2 P20CRC-<br>500/3H | 183   | 186.5  | 199.5 | μs   | 490 CLK cycles of the internal 2.67 MHz clock |
| t <sub>slot2_20H,end</sub> | End of Time Slot 2 P20CRC-<br>500/3H   | 313.5 | 319    | 334   | μs   |   |
| t <sub>slot3_20H</sub>     | Start of Time Slot 3 P20CRC-<br>500/3H | 336   | 341.5  | 357   | μs   | 905 CLK cycles of the internal 2.67 MHz clock |
| t <sub>slot3_20H,end</sub> | End of Time Slot 3 P20CRC-<br>500/3H   | 466.5 | 474    | 491.5 | μs   |   |
| t <sub>cycle,P500</sub>    | Cycle Time P20CRC-500/1L/<br>2L        | 270   | 500    | -     | μs   |   |
| t <sub>cycle,P500</sub>    | Cycle Time P20CRC-500/2H/<br>3H        | 250   | 500    | -     | μs   |   |

For P16CRC-500/3H mode, bit timings and the frame start timings are the same as of the P20CRC-500/3H mode. All other timings are reported in table below:

#### Table 35: Distinct timing parameters of P16CRC-500/3H

| Symbol                      | Parameter                            | Min   | Тур    | Мах   | Unit | Comments                                      |
|-----------------------------|--------------------------------------|-------|--------|-------|------|---|
| t <sub>frame_16H</sub>      | Frame Duration P16CRC-500/<br>3H     | 106.4 | 110.25 | 114.1 | μs   | 294 CLK cycles of the internal 2.67 MHz clock |
| t <sub>slot1_16H</sub> ,end | End of Time Slot 1 P16CRC-<br>500/3H | 153.5 | 156.5  | 169.5 | μs   |   |
| t <sub>slot2_16H,end</sub>  | End of Time Slot 2 P16CRC-<br>500/3H | 292.5 | 298    | 313   | μs   |   |
| t <sub>slot3_16H,end</sub>  | End of Time Slot 3 P16CRC-<br>500/3H | 445.5 | 453    | 470.5 | μs   |   |

## 7.7.6.4 Timing asynchronous modes A20CRC-200/1H and A20CRC-300/1L




Figure 21: Asynchronous modes A20CRC-200/1H and A20CRC-300/1L

#### Table 36: Timing parameters of A20CRC-200/1H and A20CRC-300/1L

| Symbol                  | Parameter                       | Min    | Тур    | Max    | Unit | Comments                                      |
|-------------------------|---------------------------------|--------|--------|--------|------|---|
| t <sub>Bit_L</sub>      | Bit Time<br>A20CRC-300/1L       | 7.7    | 8      | 8.3    | μs   | 16 CLK cycles of the internal 2 MHz clock     |
| t <sub>frame_20L</sub>  | Frame Duration<br>A20CRC-300/1L | 193    | 200    | 207    | μs   | 400 CLK cycles of the internal 2 MHz clock    |
| t <sub>cycle,300L</sub> | Cycle Time<br>A20CRC-300/1L     | 298.5  | 300    | 310.5  | μs   | 600 CLK cycles of the internal 2 MHz clock    |
| t <sub>Bit_H</sub>      | Bit Time<br>A20CRC-200/1H       | 5.06   | 5.25   | 5.44   | μs   | 14 CLK cycles of the internal 2.67 MHz clock  |
| t <sub>frame_20H</sub>  | Frame Duration<br>A20CRC-200/1H | 126.66 | 131.25 | 135.84 | μs   | 350 CLK cycles of the internal 2.67 MHz clock |


| Symbol                  | Parameter                   | Min | Тур | Тур Мах |    | Comments                                      |
|-------------------------|-----------------------------|-----|-----|---------|----|---|
| t <sub>cycle,200H</sub> | Cycle Time<br>A20CRC-200/1H | 193 | 200 | 207     | μs | 533 CLK cycles of the internal 2.67 MHz clock |

## 7.7.7 PSI5 initialization

The Startup and Initialization is working according the PSI5 standard.

After each power on or undervoltage reset, the AS5172 performs an internal initialization which is divided into three phases:





#### Initialization phase I

During the first initialization phase, no data is transmitted and the ECU can perform a connectivity test. Duration 50 - 150ms; typical 100ms. If using synchronous transmission mode the ECU can terminate the initialization phase I by sending the sync pulse at least 4ms after AS5172 power on.

## Initialization phase II

During the second initialization phase, the AS5172 transmits sensor and application specific information to the ECU.

**CALL OSRAM** 

In High Resolution mode the AS5172 transmits the same PSI5 frame on both programmed time slots.

For the 20-bit mode the 10-bit values are extended to 20 bits. This is done by shifting the data bits [9:0] to bits A15 to A6. The remaining 6 LSBs are filled with "0". The frame control bits (F0 to F2) and the status bit (E0) are at "0".

Table 37: Initialization phase in 20-bit mode

| Star | 't bits | Fra | ime coi | ntrol | Error status |    | 16-bit sensor data (LSB first)   |   |   |   |   |    |    |    |    |    |    | CRC |    |    |    |    |    |    |
|------|---------|-----|---------|-------|--------------|----|--|---|---|---|---|----|----|----|----|----|----|-----|----|----|----|----|----|----|
| S1   | S2      | F0  | F1      | F2    | E0           | A0 | A1         A2         A3         A4         A5         A6         A7         A8         A9         A10         A11         A12         A13         A14         A15 |   |   |   |   |    |    |    |    | C2 | C1 | C0  |    |    |    |    |    |    |
| 0    | 0       | 0   | 0       | 0     | 0            | 0  | 0  | 0 | 0 | 0 | 0 | D0 | D1 | D2 | D3 | D4 | D5 | D6  | D7 | D8 | D9 | C2 | C1 | C0 |

#### Table 38: Initialization phase in 16-bit mode

| Sta | art bits | Error status |    | 15-bit sensor data (Isb first) |    |    |    |    |    |    |    |    |     |     |     | CRC |     |    |    |    |
|-----|----------|--------------|----|--------------------------------|----|----|----|----|----|----|----|----|-----|-----|-----|-----|-----|----|----|----|
| S1  | S2       | E0           | A0 | A1                             | A2 | A3 | A4 | A5 | A6 | A7 | A8 | A9 | A10 | A11 | A12 | A13 | A14 | C2 | C1 | C0 |
| 0   | 0        | 0            | 0  | 0                              | 0  | 0  | 0  | D0 | D1 | D2 | D3 | D4 | D5  | D6  | D7  | D8  | D9  | C2 | C1 | C0 |

#### Initialization phase III

During the third initialization phase, the sensor transmits "Sensor Ready", "Sensor Defect" or other status data. If the sensor is defective, it will continue to send the "Sensor Defect" messages and other optional status data until it is powered off.

"Sensor Ready" Code 0x1E7 at A15 to A6 – if the sensor is OK

"Sensor Defect" Code 0x1F4 at A15 to A6 - if there is an diagnostic error

In High Resolution mode the AS5172 transmits the same PSI5 frame on both programmed time slots.

In overvoltage, undervoltage case and AGC High, Low the AS5172 is not reporting this errors in initialization phase III but it will send the error code in the run mode.

#### 7.7.7.1 Initialization phase data format

ID blocks and data blocks are sent in an alternating sequence, "k" times each. The block identifiers are used for a numbering of the following data nibbles. After any power-on or undervoltage reset, the internal logic starts up with an initialization program. The factor "k" can vary between 1 and 4 and can be configured with "Init\_phase\_repetition" in register 0x12.

Figure 23: Block ID and data nibbles

| Block Identifier and Data Nibbles     |         |    |    |    |    |    |    |       |       |    |  |
|---------------------------------------|---------|----|----|----|----|----|----|-------|-------|----|--|
| Block ID 1-16<br>(0x200 – 0x20F)      | D9<br>1 | D8 | D7 | D6 | D5 | D4 | D3 | D2    | D1    | D0 |  |
| , , , , , , , , , , , , , , , , , , , |         | 0  | 0  | 0  | 0  | 0  | 0  | 000 - |       | ·  |  |
| Data Nibbles<br>"0000" – "1111"       | D9      | D8 | D7 | D6 | D5 | D4 | D3 | D2    | D1    | D0 |  |
| (0x210 – 0x21F)                       | 1       | 0  | 0  | 0  | 0  | 1  | (  | 0000  | - 111 | 1  |  |

#### Figure 24: Startup sequence

| Initialization | ID1   | D1    | ID2   | D2    | ID3                 | D3    | Initialization Sequence Example (k=                                  |
|----------------|-------|-------|-------|-------|---------------------|-------|--|
| Hex Value      | 0x200 | 0x214 | 0x201 | 0x211 | 0x202               | 0x21B | D1 = 0100 (PSI5 Protocol Revision)                                   |
| Data Content   |       | 0100  |       | 0001  |                     | 1011  | D2 = 0001 (Example for number<br>D3 = 1011 of data nibbles = 27 dec) |
| ID1 D1         | ID1   | D1    | IC    | D1 C  | <mark>)1  </mark> [ | D2 D2 | Repetition of ID and data blocks<br>(optional)                       |

#### 7.7.7.2 Initialization data content

During the second initialization phase, the AS5172 transmits sensor and application specific information to the ECU. Those informations are described into Table 39.

#### Table 39: Initialization content

| Field<br>ID# | Nibble ID# | Name                              | Description                | Register<br>address | Value     |  |
|--------------|------------|-----------------------------------|----------------------------|---------------------|-----------|--|
| F1           | D1         | Protocol revision                 | PSI5 V1.3                  | Hard-coded          | 0100      |  |
|              |            |                                   | PSI5 V2.1                  | Hard-coded          | 0110      |  |
| F2           | D2, D3     | Number of data blocks             |                            | Hard-coded          | 0001 0000 |  |
|              |            |                                   | Number of data blocks = 32 | Hard-coded          | 0010 0110 |  |
| F3           | D4, D5     | Manufacturer code                 | Vendor ID                  | 0x1E                | Customer  |  |
| F4           | D6, D7     | Sensor type                       | Sensor type                | 0x0E                | Customer  |  |
| F5           | D8, D9     | Sensor parameter Sensor parameter |                            | 0x0E, 0x0F          | Customer  |  |
| F6           | D10, D11   | Sensor code (sensor)              | Sensor code (sensor)       | 0x0F, 0x10          | Customer  |  |
| F7           | D12        | Sensor code (vehicle)             | Sensor code (vehicle)      | 0x10                | Customer  |  |
| F8           | D13 – D16  | Production date                   | Production date            | 0x0C, 0x0D          | Customer  |  |
| F9           | D17 – D22  | Lot and serial number             | ams OSRAM ID               | 0x02, 0x03,<br>0x04 | Factory   |  |

#### 7.7.7.3 Run mode

After finishing Initialization Phase III the AS5172 enters Run Mode. If the sensor is configured in asynchronous mode it will start transmitting data continuously according PSI5 standard. Using the synchronous mode, the transmission is triggered by a sync pulse of the ECU.

If the AS5172 is configured in asynchronous mode, it will transmit the data continuously according the PSI5 Specification.

In case of an application or sensor error, AS5172 is performing in run mode according the description in chapter Diagnostic.


#### 7.7.8 Communication modes

#### 7.7.8.1 Asynchronous mode (PSI5-A)

PSI5-A describes a point-to-point connection for unidirectional, asynchronous data transmission.


Each sensor is connected to the ECU by two wires. After switching on the power supply, the sensor starts transmitting data to the ECU periodically. Timing and repetition rate of the data transmission are controlled by the sensor.

#### Figure 25: Asynchronous single sensor configuration



#### 7.7.8.2 Synchronous parallel bus mode (PSI5-P)

PSI5-P describes a bus configuration for synchronous data transmission of one or more sensors. Each sensor is connected to the ECU by a separate pair of wires (star topology). Each data transmission period is initiated by a voltage synchronization signal from the ECU to the sensors. Having received the synchronization signal, each sensor starts transmitting its data with the corresponding time shift in the assigned time slot.




**CALL OSRAM** 

Figure 26: Synchronous parallel bus mode (PSI5-P)

#### 7.7.8.3 Synchronous universal bus mode (PSI5-U)

PSI5-U describes a bus configuration for synchronous data transmission of one or more sensors. The sensors are connected to the ECU in different wiring topologies including splices or pass-through configurations. Each data transmission period is initiated by a voltage synchronization signal from the ECU to the sensors. Having received the synchronization signal, each sensor starts transmitting its data with the corresponding time shift in the assigned time slot.



**CALL OSRAM** 



#### 7.7.9 Diagnostic

The AS5172 allows a high ASIL level in the application through a robust embedded selfdiagnostic (e.g. ASIL A).

In general, AS5172 sensor is developed as SEooC according the ISO26262. For more information refer to the AS5172 Safety Manual which is available on request to the application engineering team.

| SM  | Failure mode        | Recoverable | 10-bit mode<br>error info | 16-bit mode error<br>info   | 20-bit mode error info                 |
|-----|---------------------|-------------|---------------------------|-----------------------------|--|
| SM1 | Watchdog fail       | -           | Permanent<br>low level    | Permanent low level         | Permanent low<br>level                 |
| SM2 | Offset compensation | Х           | 0x1ED                     | 0x1ED at A9 to A0<br>E0 = 1 | 0x1ED at A15 to A6<br>E0 = 1           |
| SM3 | CORDIC overflow     | -           | 0x1F4                     | 0x1F4 at A9 to A0<br>E0 = 1 | 0x1F4 at A15 to A6<br>E0 = 1<br>A0 = 1 |

Table 40: Diagnostic table

| SM                  | Failure mode                        | Recoverable | 10-bit mode<br>error info | 16-bit mode error<br>info   | 20-bit mode error<br>info              |
|---------------------|-------------------------------------|-------------|---------------------------|-----------------------------|--|
| SM4                 | Magnetic field out of range         | х           | 0x1EB                     | 0x1EB at A9 to A0<br>E0 = 1 | 0x1EB at A15 to A6<br>E0 = 1           |
| SM5                 | VDD3V3 undervoltage                 | x           | Permanent<br>low level    | Permanent low level         | Permanent low<br>level                 |
| SM6                 | Reverse polarity                    | х           | Permanent<br>low level    | Permanent low level         | Permanent low<br>level                 |
| SM7                 | VDD overvoltage                     | х           | 0x1EA                     | 0x1EA at A9 to A0<br>E0 = 1 | 0x1EA at A15 to A6<br>E0 = 1           |
| SM8                 | VDD undervoltage<br>under POR level | -           | Permanent<br>low level    | Permanent low level         | Permanent low<br>level                 |
| SM9                 | VDD undervoltage                    | x           | 0x1EC                     | 0x1EC at A9 to A0<br>E0 = 1 | 0x1EC at A15 to A6<br>E0 = 1           |
| SM10                | OTP checksum error                  | -           | 0x1F4                     | 0x1F4 at A9 to A0<br>E0 = 1 | 0x1F4 at A15 to A6<br>E0 = 1<br>A2 = 1 |
| SM11 <sup>(2)</sup> | Broken Hall element                 | -           | 0x1F4                     | 0x1F4 at A9 to A0<br>E0 = 1 | 0x1F4 at A15 to A6<br>E0 = 1<br>A3 = 1 |

(1) Recoverable: Sensor is working if the error condition is solved.

(2) Disabled in version AS5172B. May effect ASIL level in application.

#### 7.7.9.1 Diagnostic procedure in PSI5

If a OTP checksum error (SM10) occurs after the first OTP download the PSI5 interface shows a "Sensor Defect" Code - 0x1F4 in initialization phase III. This error code will be sent until the device is powered off.

If any other diagnostic error condition occurs during initialization phase I or II the error will be masked. It will then be reported in initialization phase III by transmitting "Sensor Defect" Code - 0x1F4.

When a diagnostic error condition appears during PSI5 run mode the specific error code will be transmitted on the PSI5 interface.

#### During run mode:

When a diagnostic error condition appears during the PSI5 run mode the error code "Sensor Defect" (0x1F4) has to be transmitted on the PSI5 interface until the AS5172 is reset by the ECU.

The internal diagnostic error conditions are:

- CORDIC Overflow
- OTP Check fail
- Broken Hall element
- Broken channel
- Watchdog

When an watchdog error is present the PSI5\_out signal from the digital part is forced to "0". Therefore the PSI5 interface shows a permanent low level current as long as the watchdog error is present.

When an VDD3 undervoltage is present the PSI5\_out signal from the digital part is forced to "0". Therefore the PSI5 interface shows a permanent low level current as long as the VDD3 undervoltage is present.

In magnet field strength out of spec, the AS5172 is transmitting the error code 0x1EB during the PSI5 run mode and keeps transmitting this error code until the flag goes to low or the AS5172 is powered off by ECU.

In overvoltage, the AS5172 is transmitting the error code 0x1EA during the PSI5 run mode and keeps transmitting this error code until the flag from the analog part goes to low or AS5172 is powered off by ECU.

In undervoltage (between threshold and min VDD), the AS5172 is transmitting the error code 0x1EC during the PSI5 run mode and keeps transmitting this error code until the flag from the analog part goes to low or AS5172 is powered off by ECU.

When an undervoltage below the POR threshold is present the PSI5\_out signal from the digital part is forced to "0". Therefore the PSI5 interface shows a permanent low level current as long as the undervoltage is present.

When using the 20-bit or 16-bit mode the status message "Sensor Defect" (code 0x1F4) is transmitted at the bits A15 to A6 and also the bit E0 is set to "1" when there is a diagnostic error condition. The frame control bits (F2 to F0) keep the functionality of the frame counter. On the bits A5 to A0 a detailed failure code is transmitted with the following bit assignment.

# 8 Application information

## 8.1 Signature calculation

The OTP of AS5172 uses a BIST technique with Multiple Input Signature Register circuits. To activate this BIST a calculation of the Signature Byte is necessary which has to be stored in the OTP during programming. For calculating the signature byte the content of the whole memory (0x01 to 0x1F) has to be read out. Out of this information the following calculation has to be done.

```
Byte: 0x01 = data1
Byte: 0x02 = data2
. . .
Byte: 0x1F = data31
unsigned int misr, misr_shift, misr_xor, misr_msb;
            misr = 0;
            for (int i = 0; i<30; i++) {
                      misr_shift = (misr << 1);</pre>
                      misr_xor = (misr_shift ^ content[i]) % 256;
                      misr_msb = misr / (128);
                      if (misr_msb == 0)
                             misr = misr xor;
                      else
                             misr = (misr_xor ^ 29) % 256;
}
content= { data1, data2, data3, data4, data5, data6,
data7,data8,data9,data10,data11,
data12,data13,data14,data15,data16,
data17,data18,data19,data20,data21,data22,
data23, data24, data25, data26, data27, data28,
data29,data30,data31;
```

## 8.2 **Programming procedure**

For further information about the programming please refer to application note AN\_AS5172\_Programming\_Procedure\_V1-00. Please get in contact with the application engineering team.

# 8.3 **Recommended application diagrams and built-in capacitors**




Figure 28: Application schematic for AS5172B

#### Table 41: AS5172 component specification (AS5172B)

| Symbol | AS5172B components   | Min  | Тур | Мах  | Unit | Notes |
|--------|----------------------|------|-----|------|------|-------|
| C1     | VDD buffer capacitor | 13.5 | 15  | 16.5 | nF   |       |

| Symbol | AS5172B components             | Min | Тур | Max | Unit | Notes |
|--------|--------------------------------|-----|-----|-----|------|-------|
| C2     | VDD3V3 regulator capacitor     |     | 470 |     | nF   |       |
| C2_ESR | VDD3V3 regulator capacitor ESR |     |     | 300 | MΩ   |       |

# 9 Package drawings & markings





Figure 29: TSSOP14 package outline drawing

- (1) Dimensioning and tolerancing conform to ASME Y14.5M 1994.
- (2) All dimensions are in millimeters. Angles are in degrees.
- (3) N is the total number of terminals.

Figure 30: TSSOP14 marking drawings




#### Table 42: TSSOP14 packaging code



# 9.1 Mechanical data

Figure 31: TSSOP14 die placement and hall array position



- (1) Dimensions are in mm.
- (2) The Hall array center is located in the center of the IC package. Hall array radius is 1.25mm.
- (3) Die thickness is 203µm nominal.

# 10 Revision information

| Product status  | Definition  |
|-----------------|---|
| Pre-Development | Information in this datasheet is based on product ideas in the planning phase of    |
|                 | development. All specifications are design goals without any warranty and are       |
|                 | subject to change without notice  |
| Pre-Production  | Information in this datasheet is based on products in the design, validation or     |
|                 | qualification phase of development. The performance and parameters shown in         |
|                 | this document are preliminary without any warranty and are subject to change        |
|                 | without notice  |
| Production      | Information in this datasheet is based on products in ramp-up to full production or |
|                 | full production which conform to specifications in accordance with the terms of     |
|                 | ams-OSRAM AG standard warranty as given in the General Terms of Trade               |
|                 | Pre-Development<br>Pre-Production   |

#### Other definitions

#### Draft / Preliminary:

The draft / preliminary status of a document indicates that the content is still under internal review and subject to change without notice. ams-OSRAM AG does not give any warranties as to the accuracy or completeness of information included in a draft / preliminary version of a document and shall have no liability for the consequences of use of such information.

#### Short datasheet:

A short datasheet is intended for quick reference only, it is an extract from a full datasheet with the same product number(s) and title. For detailed and full information always see the relevant full datasheet. In case of any inconsistency or conflict with the short datasheet, the full datasheet shall prevail.

| Changes from previous released version to current revision v2-01 | Page |
|--|------|
| Changes from previous released version to v2-00                  |      |
| Removed all instances of AS5172A from the document               |      |
| Document contents transferred to latest ams OSRAM template       |      |
| Changes from v2-00 to v2-01                                      |      |
| Updated "General Description"                                    | 3    |
| Updated Table 1  | 4    |
| Updated Table 3  | 8    |
| Updated Table 13   | 23   |

• Page and figure numbers for the previous version may differ from page and figure numbers in the current revision.

· Correction of typographical errors is not explicitly mentioned.

# 11 Legal information

#### Copyright & disclaimer

Copyright ams-OSRAM AG, Tobelbader Strasse 30, 8141 Premstaetten, Austria-Europe. Trademarks Registered. All rights reserved. The material herein may not be reproduced, adapted, merged, translated, stored, or used without the prior written consent of the copyright owner.

Devices sold by ams-OSRAM AG are covered by the warranty and patent indemnification provisions appearing in its General Terms of Trade. ams-OSRAM AG makes no warranty, express, statutory, implied, or by description regarding the information set forth herein. ams-OSRAM AG reserves the right to change specifications and prices at any time and without notice. Therefore, prior to designing this product into a system, it is necessary to check with ams-OSRAM AG for current information. This product is intended for use in commercial applications. Applications requiring extended temperature range, unusual environmental requirements, or high reliability applications, such as military, medical life-support or life-sustaining equipment are specifically not recommended without additional processing by ams-OSRAM AG for each application. This product is provided by ams-OSRAM AG "AS IS" and any express or implied warranties, including, but not limited to the implied warranties of merchantability and fitness for a particular purpose are disclaimed.

ams-OSRAM AG shall not be liable to recipient or any third party for any damages, including but not limited to personal injury, property damage, loss of profits, loss of use, interruption of business or indirect, special, incidental or consequential damages, of any kind, in connection with or arising out of the furnishing, performance or use of the technical data herein. No obligation or liability to recipient or any third party shall arise or flow out of ams-OSRAM AG rendering of technical or other services.

#### Product and functional safety devices/applications:

The hardware was developed in the domain of SEooC (Safety Element out of Context) using ams-OSRAM AG best system know how. The final system or target application is not known to ams-OSRAM AG. This implies, that ams-OSRAM AG does not guarantee for a system functional safety concept. The final responsibility for achieving a certain ASIL (Automotive Safety Integrity Level) in the target application is the responsibility of the system integrator.

#### ams OSRAM RoHS and REACH compliance statements for semiconductor products

**RoHS compliant:** The term "RoHS compliant" means that semiconductor products from ams OSRAM fully comply with current RoHS directives, and China RoHS. Our semiconductor products do not contain any chemicals for all 6 substance categories plus additional 4 substance categories (per amendment EU2015/863) above the defined threshold limit in the Annex II.

**REACH compliant:** Semiconductor products from ams OSRAM are free of Substances of Very High Concern (SVHC) according Article 33 of the REACH Regulation 2006/1907/EC; please refer to the Candidate List of Substances of ECHA here.

Important information: The information provided in this statement represents ams OSRAM knowledge and belief as of the date that it is provided. ams OSRAM bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. We are undertaking efforts to better integrate information from third parties. ams OSRAM has taken and will continue to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. ams OSRAM and its suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

#### Headquarters

ams-OSRAM AG Tobelbader Strasse 30 8141 Premstaetten Austria, Europe Tel: +43 (0) 3136 500 0 Please visit our website at ams-osram.com

For information about our products go to Products

For technical support use our Technical Support Form

For feedback about this document use Document Feedback

For sales offices and branches go to Sales Offices / Branches

For distributors and sales representatives go to Channel Partners