

ams TMF8829

Datasheet

Published by ams-OSRAM AG

Tobelbader Strasse 30, 8141 Premstaetten, Austria

Phone +43 3136 500-0

ams-osram.com

© All rights reserved

ams OSRAM

Table of contents

1	General description	4
1.1	Key benefits & features.....	5
1.2	Applications	6
1.3	Block diagram	6
2	Ordering information	7
3	Pin assignment	8
3.1	Pin diagram.....	8
3.2	Pin description	9
4	Absolute maximum ratings	11
5	Electrical characteristics.....	12
5.1	Algorithm performance parameters	16
6	Typical operating characteristics	18
7	Functional description.....	21
7.1	Functional working principle	21
7.2	Startup and operation of TMF8829	23
7.3	Distance and operating modes	25
7.4	Ranging acquisition timing	28
7.5	Algorithm performance	29
7.6	IR remote operation	30
7.7	EMC performance enhancements	31
7.8	Typical optical characteristics	33
7.9	Interface mode selection.....	37
7.10	I ² C/I ³ C interface.....	37
7.11	SPI interface	40
8	Register description	42
8.1	Registers independent on <i>cid_rid</i>	42
8.2	<i>cid_rid</i> = 22 or 64...72 / CID_CONFIG registers	57
8.3	Bootloader registers <i>appid</i> = 0x80	87

9 Application information..... 88

9.1 Schematic 88

9.2 PCB layout..... 92

9.3 PCB pad layout..... 92

9.4 Calibration and crosstalk 92

9.5 Software drivers..... 93

10 Package drawings & markings 94

11 Tape & reel information 95

12 Soldering & storage information 96

12.1 Soldering information 96

12.2 Storage information 98

13 Laser eye safety 99

14 Revision information 100

15 Legal information 101

TMF8829 Time-of-flight sensor

1 General description

The TMF8829 is a direct time-of-flight (dToF) sensor with a resolution of up to 48x32. It has a very wide field of view (FOV) of 80° and achieves a detection range of up to 11 m.

The TMF8829 is a direct time-of-flight (dToF) sensor available in a small footprint modular package with two integrated Vertical Cavity Surface Emitting Lasers (VCSELs). The dToF device is based on SPAD, TDC, and histogram technology and achieves a detection range of up to 11000 mm. Due to its lens on the SPAD, it supports 8x8, 16x16, 32x32 and 48x32 depth pixels and a very wide field of view. A multi-lens-array (MLA) inside the package above the VCSELs widens the FOI (field of illumination). All processing of the raw data is performed on-chip, and the TMF8829 provides distance information along with confidence values, signal amplitude, and ambient light on its interface.

Internally, the TMF8829 uses dToF histograms and peak detection, and therefore, it is highly tolerant to smudges on the cover glass. Additionally, the TMF8829 can handle multiple objects per depth point simultaneously without degrading accuracy. It reports the distance of all depth points with a resolution of 0.25 mm.

The device uses an I3C (I²C compatible) communication interface and a fully featured SPI interface for control and raw data streaming. A VBUS supply pin allows operation of the I²C/I3C or SPI with 1.2V, 1.8V, or 3V I/O supplies.

Raw data streaming, including all algorithm results, allows further processing on the host for “AI-enabled” applications.

The TMF8829 is a fully contained optical module measuring only 5.7 mm x 2.9 mm x 1.5 mm.

1.1 Key benefits & features

The benefits and features of TMF8829, Time-of-flight sensor are listed below:

Table 1: Added value of using TMF8829

Benefits	Features
Matches autofocus region of interest of mobile phone cameras including wide angle camera	80° FOV (diagonal, aspect ratio 4:3); rectangular SPADs
Detect object in a wide distance range	8x8 zone dToF operating mode 5.9 m, 18 % target, 30 Hz, indoor; 8m with 90% target
Distinguish several objects in field of view	16x16 zone dToF operating mode 5 m, 18 % target, 30 Hz, indoor; 5.9 m with 90% target
High resolution for support of hand gestures and face identification support	32x32 zone dToF operating mode 2.3 m, 18 % target, 15 Hz, indoor; 4.7 m with 90 % target 48x32 zone dToF operating mode 1.2 m, 18 % target, 15 Hz, indoor; 2.7 m with 90 % target
Multi-objects detection. Cover glass smudge tolerant	dToF operation with up to 4 objects per depth point.
Off-load host processing power	Full internal processing
AI enabled	Raw data streaming including processed distance data due to fast I3C and SPI interface
Wide range of host processors including newest generation 1v2 I/O supply	1.2V, 1.8V and 3V compliant I/O with dedicated I/O supply pin using I3C (I ² C compatible)
Support macro range to telephoto range of mobile phone autofocus (LDAF)	1 cm minimum distance and 0.25 mm resolution
Battery powered applications; power scalable performance	340 mW power consumption at 30 Hz / 8 m / 8x8 / 90% 50 mW at 5 m
Wide range of applications	-40°C to 85°C temperature range
Allow integrations in space constrained applications	Module size 5.7 mm x 2.9 mm x 1.5 mm Smallest high resolution dToF sensor


1.2 Applications

- LDAF - Laser detect autofocus
- Bokeh effect for cameras
- SLAM - Simultaneous Localization and Mapping
- Robot automation like obstacle avoidance, cliff detection and room scanning
- People counting
- Advanced gesture detection

1.3 Block diagram

The functional blocks of this device are shown below:

Figure 1: Functional blocks of TMF8829




2 Ordering information

Product type	Ordering code	Package	Marking	Delivery form	Delivery quantity
TMF8829-1AM	Q65115A1077	Optical module	8-digit tracecode	Tape & reel 7" reels	500 pcs/reel
TMF8829-1A	Q65113A9854			Tape & reel 11" reels	3500 pcs/reel

3 Pin assignment

3.1 Pin diagram

Figure 2: Pin diagram of TMF8829 top through view (not to scale)



3.2 Pin description

Table 2: Pin description of TMF8829

Pin number	Pin name	Pin type ⁽¹⁾	Description
1	VDDC	PWR	Charge pump supply voltage (3.3 V) – connect all 3.3V VDD pins together; add a capacitor GRM155R70J105KA12 (0402 X7R 1 μ F 6.3V) to GND
2	GNDC	GND	Charge pump ground; connect all ground pins together
3	EN	IN	Enable input active high; setting to low forces the device into shutdown and all memory content is lost; connect to VDD respectively VDDD if not used – see section 7.2.1
4	INT/GPIO6	I/O	Interrupt. Open-drain output default Hi-Z; can be used as GPIO pin if interrupt pin functionality is not used; connect to GND if not used
5	MOSI/GPIO0	I/O	SPI MOSI (master out slave in) input pin; default Hi-Z; can be used as GPIO if device is controlled by I3C/I ² C; connect to GND if not used; do not leave floating
6	CSN/GPIO1	I/O	SPI CSN input pin; default Hi-Z; can be used as GPIO if device is controlled by I3C/I ² C, for I3C/I ² C mode, keep high until SPI mode has been disabled; connect to VIO if not used
7	GND	GND	Chip ground; connect all ground pins together
8	VDD	PWR	Chip supply voltage (3.3 V) – connect all 3.3V VDD pins together; add a capacitor GRM155R70J105KA12 (0402 X7R 1 μ F 6.3 V) to GND
9	VIO	PWR	Digital pin supply for all digital pins of type IN, I/O and OD/IN; connect to 1.2V or 1.8V or 3.3V, connect GRM033R60J225ME47 (size= 0603M/0201) or similar with typ. 2.2 μ F, worst case 0.6 μ F @ 2.6V to GND
10	SCL	IN	I3C/I ² C serial clock; can be used as GPIO4 pin if device is controlled by SPI; for SPI mode, keep high until I3C/I ² C mode has been disabled; connect to VIO if not used
11	SDA	I/O	I3C/I ² C serial data; can be used as GPIO5 pin if device is controlled by SPI; connect to GND if not used
12	SCLK/GPIO2	I/O	SPI SCLK input pin; default Hi-Z; can be used as GPIO if device is controlled by I3C/I ² C; connect to GND if not used
13	MISO/GPIO3	I/O	SPI MISO (master in slave out) output pin; default Hi-Z; can be used as GPIO if device is controlled by I3C/I ² C; connect to GND if not used
14	VDDD	PWR	Digital supply pin; add a capacitor GRM155R70J105KA12 (0402 X7R 1 μ F 6.3 V) to GND
15	GNDV	GND	VCSEL ground; connect all ground pins together
16	VDDV	PWR	VCSEL supply voltage (3.3 V) – connect all 3.3V VDD pins together; add a capacitor GRM155R70J105KA12 (0402 X7R 1 μ F 6.3 V) to GND
17	GND	PWR	Chip ground center pads; connect all ground pins together
18	GND	PWR	Chip ground center pads; connect all ground pins together

(1) Explanation of abbreviations:

IN	Digital input pin
I/O	Digital input output pin
GND	Ground supply pin
PWR	Power supply pin



Information:

All digital pins (MOSI/GPIO0, INT/GPIO6, SCL, SDA, CSN/GPIO1, SCLK/GPIO2 and MISO/GPIO3) have only a diode to VIO supply. Therefore, even with VDD = 0 V they do not block the interrupt line, I²C, I3C or SPI bus if VIO is supplied.

4 Absolute maximum ratings

Stresses beyond those listed under “Absolute Maximum Ratings” may cause permanent damage to the device. These are stress ratings only. Functional operation of the device at these or any other conditions beyond those indicated under “Operating Conditions” is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Table 3: Absolute maximum ratings of TMF8829

Symbol	Parameter	Min	Max	Unit	Comment
Electrical parameters					
VDDV, VDDC, VDD	3 V supply voltage	-0.3	3.6 ⁽¹⁾	V	Connect pins VDDV, VDDC, VDD on PCB with very short connections
VDDD	1.8 V digital supply	-0.3	Max. 3.6 V	V	
VIO	Digital I/O supply voltage	-0.3	3.6 ⁽¹⁾	V	VIO is independent and has no diode to any other supply.
GNDV, GNDC, GND	Ground	0.0	0.0	V	Connect all GND pins on PCB with very short connections
VIOMAX	Digital I/O terminal voltage	-0.3	VIO + 0.3 V max. 3.6 V	V	MOSI/GPIO0, CSN/GPIO1, SCLK/GPIO2, MISO/GPIO3, SCL, SDA and INT/GPIO6 have diodes to VIO but no diode to any other supply
VENMAX	EN pin max voltage	-0.3	3.6	V	Pin EN has no diode to any other supply
I_SCR	Latch up immunity		± 100	mA	JEDEC JESD78E
Electrostatic discharge					
ESD _{HBM}	Electrostatic discharge HBM		± 2000	V	JEDEC JS-001-2017
ESD _{CDM}	Electrostatic discharge CDM		± 500	V	JEDEC JS-002-2018
Temperature ranges and storage conditions					
T _{STRG}	Storage temperature range	-40	85	°C	
T _{BODY}	Package body temperature		260	°C	IPC/JEDEC J-STD-020 ⁽²⁾
RH _{NC}	Relative humidity (non-condensing)	5	85	%	
MSL	Moisture sensitivity level		3		Represents a maximum floor life time of 168h with T _{AMB} < 30 °C and < 60% r.h.

(1) Limit supply rise to 1 V/μs

(2) The reflow peak soldering temperature (body temperature) is specified according to IPC/JEDEC J-STD-020 “Moisture/Reflow Sensitivity Classification for Non-hermetic Solid State Surface Mount Devices”.

5 Electrical characteristics

All limits are guaranteed. The parameters with Min and Max values are guaranteed with production tests or SQC (Statistical Quality Control) methods.

Device parameters are guaranteed at nominal conditions unless otherwise noted. While the device is operational across the temperature range, functionality will vary with temperature.

Table 4: Electrical characteristics of TMF8829

Symbol	Parameter	Conditions	Min	Typ	Max	Unit	Comment
$V_{VDDV}, V_{VDDC}, V_{VDD}$	3.3V supply voltage; current <200mA	Functionality	2.9	3.3	3.5	V	
		Full performance	3.1	3.3	3.5	V	
V_{VIO}	I/O supply voltage	1.2V I/O	1.1	1.2	1.3	V	
		1.8V I/O	1.65	1.8	1.95	V	
		3.3V I/O	2.7	V_{VDD}	3.5	V	
V_{VDDD}	Digital supply voltage: To meet power specifications, use a DCDC converter with 1.8V output voltage; current <100mA		1.65	1.8	3.5	V	
t_{AMB}	Ambient temperature ¹		-40	25	85	°C	
Current consumption							
I_{POWER_DOWN}	Power down current	Pin EN=0; State: Power down; $T_{AMB}=23^{\circ}\text{C}$		2	10	μA	
$I_{VIO_VDD_OFF}$	Leakage current into VIO for VDD=0V			0.1	10	μA	
$I_{STANDBY}$	Standby current	Current consumption for PON=0, wakeup by special I ² C command State: Standby; I/O pins not toggling Only register ENABLE (Address 0xF8) accessible by I ² C or SPI interface when in this mode.		13		μA	
$I_{STANDBY_TIMER}$	Standby current with timer running ²	Current consumption for PON=0, wakeup by timer or special IO State: Standby; I/O pins not toggling.		65		μA	
I_{ACTIVE}	Active current	Current consumption for CPUs running at 158.4 MHz, VCSEL and TDC off State: Active – CPU waiting		4		mA	
$I_{ACTIVE_RANGING}$	Active current for ranging (VCSEL emitting light)	Current consumption for CPUs running at 158.4 MHz, VCSEL and TDC on State: Active – ranging		117		mA	

¹ Ensure $t_{JUNCTION}$ below 100 °C. To achieve this, set V_{VDDD} to 1.8V, V_{VDD} to 3.3V and/or reduce the duty cycle of the measurement.

² GPIOs programmed as output will be tristate during this mode. Use external pullup/pulldowns.

Symbol	Parameter	Conditions	Min	Typ	Max	Unit	Comment
Power consumption for running application							
P _{DIST_30Hz_8x8}	Average power consumption best performance	Default settings with 30 Hz / 8 m / 8x8 zones mode / 90 % target		340		mW	
P _{DIST_30Hz_16x16}		Default settings with 15 Hz / 5.8 m / 16x16 zones mode / 18 % target		340		mW	
P _{DIST_30Hz_8x8_LP}	Average power consumption reduced distance	50k iterations with 30 Hz / 5 m / 8x8 zones mode / 90 % target		50		mW	
I/O levels ⁽¹⁾							
I _{LEAK}	Leakage current to VIO or GND		-5		5	μA	Pins MOSI/GPIO0, CSN/GPIO1, SCLK/GPIO2, MISO/GPIO3, SCL, SDA, INT/GPIO6
V _{IH}	Input voltage high for 1v2 or 1v8 IO supply mode		0.7 * VIO		VIO+0.3 max 3.5	V	
V _{IH_3v3}	Input voltage high for 3v3 IO supply mode		0.8 * VIO		VIO+0.3 max 3.5	V	
V _{IL}	Input voltage low for 1v2 or 1v8 IO supply mode		-0.1 * VIO		0.3 * VIO	V	
V _{IL_3v3}	Input voltage low for 3v3 IO supply mode		-0.1 * VIO		0.2 * VIO	V	
V _{HYS}	Hysteresis		0.1 * VIO			V	
I _{LEAK_EN}	Leakage current to VIO / GND pin EN		-5		5	μA	Pin EN
V _{IH_EN}	Input voltage high pin EN		0.92		Max 3.5	V	
V _{IL_EN}	Input voltage low pin EN		0.0		0.32	V	
V _{HYS_EN}	Hysteresis pin EN		10	75		mV	
V _{OL_1v8}	Output voltage low 1v8 mode @ 3 mA		0		0.27	V	Pins MOSI/GPIO0, CSN/GPIO1, SCLK/GPIO2, MISO/GPIO3, SDA, INT/GPIO6
V _{OH_1v8}	Output voltage high 1v8 mode @ 3 mA		VIO-0.27		VIO	V	
V _{OL_1v2}	Output voltage low 1v2 mode @ 2 mA		0		0.18	V	
V _{OH_1v2}	Output voltage high 1v2 mode @ 2 mA		VIO-0.18		VIO	V	
Bus timing characteristics for I ² C communications ⁽¹⁾							
f _{SCL}	SCL clock frequency		0	400	1000	kHz	
t _{BUF}	Bus free time between a STOP and START		0.5			μs	
t _{HD:STA}	Hold time (Repeated) start. After this period, the first clock pulse is generated		0.26			μs	
t _{SU:STA}	Set-up time for a repeated START condition		0.26			μs	
t _{SU:STO}	Set-up time for STOP condition		0.26			μs	
t _{LOW}	LOW period of SCL clock		0.5			μs	
t _{HIGH}	HIGH period of SCL clock		0.26			μs	
t _{SU:STA}	Setup time for a repeated START		0.26			μs	
t _{HD:DAT}	Data hold time		0			μs	
t _{SU:DAT}	Data setup time		50			ns	
t _R	Rise time of both SDA and SCL		20		120 ⁽²⁾	ns	
t _F	Fall time of both SDA and SCL		20		120 ⁽²⁾	ns	
f _{SCLK}	SCL clock frequency		0	400	1000	kHz	
f _{SP}	Pulse width of spikes that must be suppressed by the input filter				50	ns	

Symbol	Parameter	Conditions	Min	Typ	Max	Unit	Comment
Bus timing characteristics for I3C communications in push-pull mode⁽¹⁾							
f _{SCL}	SCL clock frequency		0	12.5	12.9	MHz	
t _{LOW}	SCL clock low period		24			ns	
t _{DIG_L}	SCL clock low period at the receiver end		32			ns	
t _{HIGH}	SCL clock high period		24			ns	
t _{DIG_H}	SCL clock high period at the receiver end		32			ns	
t _{HIGH_MIXED}	SCL clock high period for mixed bus		24			ns	
t _{DIG_H_MIXED}	SCL clock high period for mixed bus at the receiver end		32		45	ns	
t _{SCO}	Clock-in to data-out for slave				12	ns	
t _{CF}	SCL clock fall time				150/f _{SCL} ⁽³⁾	ns	
t _{CR}	SCL clock rise time				150/f _{SCL} ⁽³⁾	ns	
t _{HD_PP}	SDA signal data hold time in push-pull mode		0 ⁽⁴⁾			ns	
t _{SU_PP}	SDA signal data setup time in push-pull mode		3			ns	
t _{CASr}	Clock after repeated START (Sr)		38.4			ns	
t _{CBSr}	Clock before repeated START (Sr)		19.2			ns	
Bus timing characteristics for I3C communications in open drain mode⁽¹⁾							
t _{LOW_OD}	SCL clock low period		200			ns	
t _{DIG_OD_L}	SCL clock low period at the receiver end		t _{LOW_ODmin} + t _{DA_ODmin}			ns	
t _{HIGH}	SCL clock high period		24		41	ns	
t _{DIG_H}	SCL clock high period at the receiver end		32		t _{HIGH} + t _{CF}	ns	
t _{DA_OD}	SDA signal fall time		t _{CF}		12	ns	
t _{SU_OD}	SDA signal data setup time in open drain mode		3			ns	
t _{CAS}	Clock after start (S) condition		38.4 nano		50 milli ⁽⁵⁾	s	
t _{CBP}	Clock before stop (P) condition		19.2			ns	
t _{AVAIL}	Bus available condition		1			µs	
t _{IDLE}	Bus idle condition		200			µs	
SPI interface⁽¹⁾							
f _{SPI}	SPI clock frequency				20	MHz	
t _{SPI_H}	SPI clock high time		20			ns	
t _{SPI_L}	SPI clock low time		20			ns	
Timings							
frame_rate_8x8	Maximum frame rate in 8x8 mode		60			Hz	8x8 zones mode
frame_rate_16x16	Maximum frame rate in 16x16 mode		30			Hz	16x16 zones mode
f _{clk}	RC oscillator, all internal timings are derived from this clock			4.95		MHz	
f _{CPUs}	Operating frequency of CPUs			f _{clk} * 32 (158.4)		MHz	
t _{POR}	Power on time				2	ms	
t _{PON0}	Time to enter standby				100	µs	
t _{PON1}	Time to leave standby				100	µs	

Symbol	Parameter	Conditions	Min	Typ	Max	Unit	Comment
t _{OFF_TO_MEASUREMENT}	Time from power off to first measurement result				190	ms	
t _{STBY_TO_MEASUREMENT}	Time from standby to first measurement result				60	ms	
Optical parameters							
FOV _{DIAG}	Field of view diagonal			80		°	Diagonal full angle view
FOV _x	Field of view in x-direction			67.9		°	
FOV _y	Field of view in y-direction			52.8		°	
Optical stack requirements							
AIRGAP _{THICKNESS}	Air gap		0.1	0.25	0.5	mm	
GLASS _{THICKNESS}	Glass thickness		0.5	0.65	1.0	mm	
OPT_STACK _{THICKNESS}	Air gap + glass thickness				1.3	mm	
GLASS _{TRANSPARENCY}	Glass transparency @ 940nm			85		%	
RUBBER_BOOT	Rubber boot			Yes			
XTALK _{SYSTEM}	System crosstalk	Measured in final application			See ams OSRAM optical design guide		

- (1) Over temperature and supply.
- (2) The device Bus Timing Characteristics for I²C communications are designed to support Fast-mode Plus. Most of the timing parameters are downward compatible with Standard-mode and Fast-mode, except the t_F and t_R, where higher rise/fall time of 300 ns are acceptable for fast-mode (400 kHz).
- (3) t_{CF} and t_{CR} are capped at 60ns.
- (4) According to MIP I3C Specification V1-0, the Master Device Data Hold Time needs to keep at least 3ns.
- (5) The device does not support ENTAS0-ENTAS3 CCCs. The t_{CAS} maximum is 50 ms fixed.

5.1 Algorithm performance parameters

Table 5: Algorithm performance parameters

Parameter	Condition	Min	Nom	Max	Units
Timings					
Default data rate	8x8 or 16x16 default mode, 600k iterations		33		ms
Object detection algorithm parameters					
Reflectivity of object at 940 nm	Perpendicular to TMF8829	5		90	%
Maximum distance ⁽³⁾ detection, 1.5 m x 1.5 m object Object perpendicular to measured zone	8x8 mode, 33 ms, 600k iterations	350 lux fluorescent light on object, 90% white card, center pixel, 8x8 long range mode, 2000k iterations		11000	mm
		350 lux fluorescent light on object, 90% white card, center pixel, 8x8 long range mode, 300k iterations		8000	mm
		350 lux fluorescent light on object, 18% grey card, center pixel		5900	mm
		350 lux fluorescent light on object, 90% white card, corner pixel		6000	mm
		350 lux fluorescent light on object, 18% grey card, corner pixel		3400	mm
		5 k lux sunlight ⁽¹⁾ on object, 18% grey card, center pixel		1370	mm
		50 k lux sunlight ⁽²⁾ on object, 18% grey card, center pixel		590	mm
	16x16 mode, 33 ms, 600k iterations	350 lux fluorescent light on object, 90% white card, center pixel		5900	mm
		350 lux fluorescent light on object, 18% grey card, center pixel		5800	mm
		350 lux fluorescent light on object, 90% white card, corner pixel		5700	mm
		350 lux fluorescent light on object, 18% grey card, corner pixel		3000	mm
		5 k lux sunlight ⁽¹⁾ on object, 18% grey card, center pixel		1030	mm
	32x32 mode, 66 ms, 1200k iterations	350 lux fluorescent light on object, 90% white card, center pixel		5000	mm
		350 lux fluorescent light on object, 18% grey card, center pixel		2300	mm
		350 lux fluorescent light on object, 90% white card, corner pixel		3000	mm
		350 lux fluorescent light on object, 18% grey card, corner pixel		1500	mm
	48x32 mode, 66 ms, 1200k iterations	350 lux fluorescent light on object, 90% white card, center pixel		2700	mm
		350 lux fluorescent light on object, 18% grey card, center pixel		1200	mm
		350 lux fluorescent light on object, 90% white card, corner pixel		1900	mm
		350 lux fluorescent light on object, 18% grey card, corner pixel		800	mm

Parameter	Condition	Min	Nom	Max	Units
Minimum distance detection, 18 % grey card, 20 cm x 26 cm			10		mm
Accuracy	Object distance ≥ 300 mm		± 3		%
	20 mm \leq object distance < 300 mm Mode: *_HIGH_ACCURACY modes or any of the dual modes see section 7.3		± 10		mm
	10 mm \leq object distance < 20 mm Mode: *_HIGH_ACCURACY modes or any of the dual modes see section 7.3		+15 -15		mm
Precision	350 lux fluorescent light on object		2 mm + 0.5% of distance		For ± 2 sigma (95%)

- (1) 5 k lux sunlight is represented by 830 Lux halogen light: Light on object only.
- (2) 50 k lux sunlight is represented by 8300 Lux halogen light: Light on object only.
- (3) Due to SPAD screamers, a small number of pixels can have a degraded performance in detection distance due to higher noise. This is only applicable for low ambient light conditions.

6 Typical operating characteristics

Figure 3: Linear scan 10 mm – 1000 mm, high accuracy 16x16 mode, pixel [3,3], 600k iterations, black: 1800k iterations, 350 lux fluorescent lighting




Figure 4: Distance vs. temperature
no ambient light, fixed target distance 280 mm




Figure 5: Confidence (SNR) vs. temperature
no ambient light, fixed target distance




Figure 6: Linear scan, high accuracy 16x16 mode, pixel [8,8], 600k iterations, black:1800k, 350 lux FL light




Figure 7: Linear scan, 10 mm – 5000 mm, 16x16 dual mode, 4000k/600k iterations, 350 lux FL lighting





Figure 8: Grey target at 100 mm, distance of all pixels in 16x16 high accuracy mode - flatness of ams OSRAM factory calibration



7 Functional description

7.1 Functional working principle

The TMF8829 is a direct time-of-flight sensor that measures the time between sending a light pulse and receiving it. The TMF8829 internally generates histograms versus time for each measurement, which enables the device to measure ultra-short times and achieve a resolution of 0.25 mm, as 0.25 mm corresponds to only 1.7 ps.

An internal reference SPAD (single photon avalanche diode) with an associated TDC and histogram is used to determine the exact start time of each pulse. The reference SPAD is processed during both calibration and operation of the device and calibration is already performed at ams OSRAM. The calibration information is stored within each TMF8829, simplifying the use of the device. All processing is performed internally by the device.

The measurement SPADs are used to capture the measurement histograms; using the different measurement channels, the target distance is calculated.


The histograms are generated by using a pulse train of VCSEL pulses defined by the iteration setting. These pulses are spread using an MLA (micro lens array) to illuminate the FOI (field of illumination). An object reflects these rays back to the TMF8829 receiver optics lens and onto the SPAD array. A TDC (time to digital converter) measures now the time from emission of these pulses to their arrival and accumulates the hits into bins inside a histogram.

All histograms can be processed inside the TMF8829 and/or readout through the I²C/I³C or SPI interface. It is recommended to readout the histograms only in I³C or SPI mode as I²C would limit the data rate.

Figure 9 shows a histogram obtained from TMF8829 in 8x8 high accuracy mode. The x-axis is scaled in bins, where the nominal bin size is 200 ps per bin and each TDC has 256 bins in this example³. The y-axis is scaled in counts represented by 24-bit values. The blue histogram on the left in the center shows the reference histogram and its peak marks the reference or zero distance – please note that this histogram shows only 64 bins. The other histograms are measured from different zones. A target at 70 cm is used to generate the peak around bin 30.

³ Number of bins in a histogram and bin size are mode specific.

Figure 9: Histogram



The target detection algorithm running inside the TMF8829 uses the target peaks together with the reference channel to calculate zero distance using the dual core internal processor (2 x ARM M0+ ®). The algorithm calculates from bins to time, and converts to distance using speed of light.

7.2 Startup and operation of TMF8829

A typical startup sequence to run a continuous measurement is shown below.


7.2.1 Hardware power sequencing

Ramp up supplies VDD, VDDD⁴ and VIO:

Ensure VDDD starts before or with VDD. If not, connect EN to VDDD instead of VDD, unless the EN pin is controlled by the host. If EN is controlled by the cost, keep it at 0 and VDDD can start anytime.

If pin EN is controlled by the host⁵, set EN = 1 after all supplies are all ramped up.

Figure 10: VDD, VDDD and VIO power sequencing



⁴ The simplest configuration is to connect VDD = VDDD = EN to a 3.3V supply and have VIO connect to the I/O voltage.

⁵ If EN is not used, connect it to VDD respectively VDDD, see above Figure 10.

7.2.2 Software sequence and power modes

See document “TMF8829 Host Driver Communication” for a detailed description of the individual item.

7.2.2.1 Booting and firmware download

1. Power on device by setting *pon=1*, *powerup_select=0* and waiting for *cpu_ready=1*.
2. Select interface SPI and I²C/I³C – see section 7.9.
3. Download firmware (BL_CMD_W_FIFO_BOTH)
4. Boot loader command to start application (BL_CMD_START_RAM_APP)

The TMF8829 is now in active mode and consumes power as defined by *I_{ACTIVE}*.

7.2.2.2 Operation cycle

1. Use pre-configuration commands to select mode from section 7.3.
2. Change any other parameters as needed by the application (example *iterations* or *period*).
3. Execute command CMD_WRITE_PAGE_AND_MEASURE by writing 20 (decimal) to register *cmd_stat* and wait for *cmd_stat* = STAT_OK to start the actual measurement.
4. Repeat
 - a. Wait for interrupt or poll INT_STATUS
 - b. Clear interrupt by writing to register INT_STATUS
 - c. Readout FIFO – always start reading from register FIFOSTATUS onwards. For interpretation of the results, see “TMF8829 Host Driver Communication”; there are examples in this guide for typical use cases.
5. Execute command CMD_STOP by writing 255 (decimal) to register *cmd_stat* and wait for *cmd_stat* = STAT_OK.
6. Enter standby mode by setting *poff=1* and wait for *cpu_ready=0*.

The TMF8829 is now in standby mode and consumes minimum power *I_{STANDBY}*.

7. To wakeup the TMF8829 from standby mode to enter active mode, set *pon=1*, *powerup_select=2* and wait for *cpu_ready=1* – then continue directly from item (1) of this list as no firmware download is needed.

7.3 Distance and operating modes

The TMF8829 has several pre-configured operating modes that optimize device performance. It is strongly recommended to use these modes rather than setting individual registers. Guaranteed performance is achieved only by using these pre-sets.

To load these presents, follow this sequence:

- `cmd_stat` = `CMD_LOAD_CFG_8X8` (respectively selected mode) and wait for `cmd_stat` = `STAT_OK`

Table 6: TMF8829 pre-configured operating modes

Command to load used for register <code>cmd_stat</code>	Recommended for	Maximum range	Programs following registers
<code>CMD_LOAD_CFG_8X8</code>	Default 8x8 mode	5.7 m	<code>fp_mode</code> = <code>FP_8x8A</code> , <code>pulse_width</code> = 1300 ps, <code>current</code> = 93, <code>vcSEL_period</code> = 249, <code>histogram_bins</code> = 218, <code>bin_shift</code> = <code>ref_bin_shift</code> = 2, <code>select</code> = 1, <code>peak_detect_start</code> = 40
<code>CMD_LOAD_CFG_8X8_LONG_RANGE</code>	Mode with longest range	11 m	<code>fp_mode</code> = <code>FP_8x8A</code> , <code>pulse_width</code> = 1300 ps, <code>current</code> = 51, <code>vcSEL_period</code> = 449, <code>histogram_bins</code> = 418, <code>bin_shift</code> = <code>ref_bin_shift</code> = 2, <code>select</code> = 1, <code>peak_detect_start</code> = 40
<code>CMD_LOAD_CFG_8X8_HIGH_ACCURACY</code>	Emphasizes accuracy in short range	5.7 m	<code>fp_mode</code> = <code>FP_8x8A</code> , <code>pulse_width</code> = 330 ps, <code>current</code> = 23, <code>vcSEL_period</code> = 249, <code>histogram_bins</code> = 218, <code>bin_shift</code> = <code>ref_bin_shift</code> = 0, <code>select</code> = 2, <code>peak_detect_start</code> = 25
<code>CMD_LOAD_CFG_16X16</code>	Default 16x16 mode	5.7 m	<code>fp_mode</code> = <code>FP_16x16</code> , <code>pulse_width</code> = 1300 ps, <code>current</code> = 93, <code>vcSEL_period</code> = 249, <code>histogram_bins</code> = 218, <code>bin_shift</code> = <code>ref_bin_shift</code> = 2, <code>select</code> = 1, <code>peak_detect_start</code> = 40
<code>CMD_LOAD_CFG_16X16_HIGH_ACCURACY</code>	Emphasizes accuracy in short range	1.4 m	<code>fp_mode</code> = <code>FP_16x16</code> , <code>pulse_width</code> = 330 ps, <code>current</code> = 23, <code>vcSEL_period</code> = 249, <code>histogram_bins</code> = 64, <code>bin_shift</code> = <code>ref_bin_shift</code> = 0, <code>select</code> = 2, <code>peak_detect_start</code> = 25
<code>CMD_LOAD_CFG_32X32</code>	Default 32x32 mode	5.7 m	<code>fp_mode</code> = <code>FP_32x32</code> , <code>pulse_width</code> = 1300 ps, <code>current</code> = 93, <code>vcSEL_period</code> = 249, <code>histogram_bins</code> = 218, <code>bin_shift</code> = <code>ref_bin_shift</code> = 2, <code>select</code> = 1, <code>peak_detect_start</code> = 40
<code>CMD_LOAD_CFG_32X32_HIGH_ACCURACY</code>	Emphasizes accuracy in short range	1.4 m	<code>fp_mode</code> = <code>FP_32x32</code> , <code>pulse_width</code> = 330 ps, <code>current</code> = 23, <code>vcSEL_period</code> = 249, <code>histogram_bins</code> = 64, <code>bin_shift</code> = <code>ref_bin_shift</code> = 0, <code>select</code> = 2, <code>peak_detect_start</code> = 25
<code>CMD_LOAD_CFG_48X32</code>	Default 48x32 mode	5.7 m	<code>fp_mode</code> = <code>FP_48x32</code> , <code>pulse_width</code> = 1300 ps, <code>current</code> = 93, <code>vcSEL_period</code> = 249, <code>histogram_bins</code> = 218, <code>bin_shift</code> = <code>ref_bin_shift</code> = 2, <code>select</code> = 1, <code>peak_detect_start</code> = 40
<code>CMD_LOAD_CFG_48X32_HIGH_ACCURACY</code>	Emphasizes accuracy in short range	1.4 m	<code>fp_mode</code> = <code>FP_48x32</code> , <code>pulse_width</code> = 330 ps, <code>current</code> = 23, <code>vcSEL_period</code> = 249, <code>histogram_bins</code> = 64, <code>bin_shift</code> = <code>ref_bin_shift</code> = 0, <code>select</code> = 2, <code>peak_detect_start</code> = 25

7.3.1 Dual mode

If enabled by register *dual_mode*=1 respectively *dual_mode*=2 for CMD_LOAD_CFG_8X8_LONG_RANGE, this mode continuously alternates between the default mode (e.g. 8x8 mode - CMD_LOAD_CFG_8X8) and the associated high accuracy mode (for default 8x8 mode this is high accuracy 8x8 mode - CMD_LOAD_CFG_8X8_HIGH_ACCURACY). The distance detection algorithm is executed, and both results are combined and reported to the host as one combined measurement result.

In this mode, the number of iterations for default mode is set by register *iterations* and for the high performance mode, *high_accuracy_iterations*. The configuration always uses the setting defined by TMF8829 pre-configured operating modes according to Table 6.

This operating mode enables the TMF8829 to cover its full range with one setting, from 10 mm up to 11000 mm. To enable this mode, use one default mode (e.g. CMD_LOAD_CFG_8X8) and set register *dual_mode*=1 respectively 2.

The following modes are combined for dual mode:

Table 7: Modes combined in dual mode

<i>dual_mode</i> setting	Main mode used – use this for programming Iteration setting used: <i>iterations</i>	High accuracy mode used Iterations setting used: <i>high_accuracy_iterations</i>
0	Mode defined as shown in section 7.3; no dual mode	Not used
1	CMD_LOAD_CFG_8X8	CMD_LOAD_CFG_8X8_HIGH_ACCURACY
2	CMD_LOAD_CFG_8X8_LONG_RANGE	CMD_LOAD_CFG_8X8_HIGH_ACCURACY
1	CMD_LOAD_CFG_16X16	CMD_LOAD_CFG_16X16_HIGH_ACCURACY
1	CMD_LOAD_CFG_32X32	CMD_LOAD_CFG_32X32_HIGH_ACCURACY
1	CMD_LOAD_CFG_48X32	CMD_LOAD_CFG_48X32_HIGH_ACCURACY

7.3.2 Motion detection

To reduce the number of interrupts sent to the host, the TMF8829 can do motion detection. To program this motion detection, use following registers:


Table 8: Motion detection registers

Register	Purpose
<i>int1</i>	Result interrupt to signal motion detection
<i>int1_enab</i>	Enable assertion on INT on detected motion
<i>post_processing</i>	Enable for motion detection (set to MOTION or MOTION_ALWAYS_RESULTS) For persistence mode, set to PERSISTENCE
<i>int_persistence</i>	Set to 1 or higher
<i>motion_distance</i>	Distance in UQ2 [0.25 mm], which is considered as motion
<i>detect_snr, release_snr</i>	Detect and release SNR motion threshold
<i>motion_adjacent</i>	Number of adjacent pixels with motion to be considered as motion detected
<i>int_zone_mask</i>	Interrupt masked on zone A 1 means this zone can trigger an interrupt, lsb is zone 0
<i>int_threshold_low</i>	Interrupt threshold for distance – only zones \geq <i>int_threshold_low</i> will trigger an interrupt
<i>int_threshold_high</i>	Interrupt threshold for distance – only zones \leq <i>int_threshold_high</i> will trigger an interrupt
<i>mp_top_x, mp_top_y, mp_bottom_x, mp_bottom_y</i>	Restrict the area in which objects are recorded to the macro-pixels defined by rectangular <i>mp_top_x/mp_top_y</i> to <i>mp_bottom_x/mp_bottom_y</i> (full FOV has 16x16 macro-pixels) Set register <i>spad_cropping</i> =1 to disable SPADs which are outside the cropped area.

7.4 Ranging acquisition timing

The typical ranging acquisition follows this timing diagram:


Figure 11: Timing diagram for ranging period > ranging active + histogram processing



Ranging period is defined by register *period* and the wait time is adjusted accordingly. Ranging active is defined by the number of iterations (register *iterations*) configured and the VCSEL clock frequency (register *vcsel_period*).

If the ranging period is chosen shorter than the combined time of ranging active and histogram processing, the TMF8829 automatically runs histogram processing in parallel to ranging active:

Figure 12: Timing diagram for ranging period < ranging active + histogram processing



If the ranging time gets longer than *period*, wait time is omitted. In this case, the ranging period is equal to ranging active and *period* is ignored.

7.5 Algorithm performance

The following section only applies for in-application automatic oscillator clock skew correction using one of the reference drivers.

The TMF8829 is embedded in the application using a 0.17 mm airgap and 0.5 mm thick glass. A rubber boot or additional mask on the opaque ink is implemented according to TMF8829 optical design guide (ODG).

7.5.1 Customer factory calibration

The TMF8829 are already factory calibrated in ams OSRAM production site and there is **no customer factory calibration required**. The calibration is performed for 8x8 and 16x16 modes described in section 7.3. For 16x16 mode, 6 SPADs are used per zone and for 8x8 4*6 SPADs are used – this implies *spad_select* = 63.

For 48x32 and 32x32, where only one or two SPADs are used per zone, the same calibration from 16x16 mode with 6 SPADs is re-used, therefore expect slightly more offset errors in these modes.

For an application, which needs even higher accuracy in 48x32 or 32x32 modes, an additional customer device individual calibration is recommended. An example is to measure a grey card at an exact known distance (e.g. 20 cm) and store the measured offsets on the host. Subtract these offsets from the measurements upon operation.

7.5.2 Algorithm timings and performance parameters

The TMF8829 can adjust the number of iterations and detection threshold using registers *iterations* and *confidence_threshold* which can have a minimum value of 4. If you are concerned about false positive detection, increase *confidence_threshold* to 6.

The different timings are shown in section 5.1 on page 16 and described in section 7.4.


The algorithm reports distance information of up to four objects in 0.25 mm steps. Using the timings described above, the performance as shown in section 5.1 on page 16 is achieved.

7.6 IR remote operation

The two TMF8829 VCSELs can operate simultaneously controlled by any of the GPIO pins. This allows implementing an IR remote emission pattern and controlling any devices like a TV set, radio or air condition device.

An example, where SDA is used as control input, is shown in Figure 13:

Figure 13: IR remote functionality



To enable this mode, initialize the device by booting and downloading firmware according to section 7.2.2.1 to enter active mode⁶, and then run following commands – in this example SDA is used as input which assumes that the TMF8829 is controlled by SPI:


- Load configuration page: *cmd_stat* = CMD_LOAD_CONFIG_PAGE and wait for *cmd_stat* = STAT_OK
- Set *gpio5_func* = 0 and register TMF8829_CFG_GPIO_5, *gpio5* = 1 (IR mode)
- Write configuration page: *cmd_stat* = CMD_WRITE_PAGE and wait for *cmd_stat* = STAT_OK

To stop IR mode, use the same sequence, but set *gpio5* = 0 (tristate).

⁶ If a measurement is running, stop this measurement first (CMD_STOP) before continuing.

7.7 EMC performance enhancements

Figure 14: Blocks with EMC performance enhancements highlighted



The TMF8829 internally uses charge pumps (VCSEL CP and SPAD CP) for power management. These blocks are switching capacitors at high frequency to obtain higher voltages and therefore emit EMC noise. To attenuate this effect, the TMF8829 allows to spread this EMC emission much more smoothly over a wider frequency range.

7.7.1 VCSEL and SPAD charge pump spread spectrum

The recommended settings for the two charge pumps are shown in Table 9:

Table 9: Spread spectrum configurations

Spread spectrum configured by	Affected block	Notes
Register TMF8829_HV_CP: <i>spr_spec_amp</i> : Set to 15 <i>spr_spec_cfg</i> : Set to 1	SPAD charge pump	No side effects other than reducing EMC noise
Register TMF8829_VCDRV_CP: <i>vc_spr_spec_amp</i> : Set to 15 <i>vc_spr_spec_cfg</i> : Set to 1	VCSEL charge pump	No side effects other than reducing EMC noise

7.7.2 Dithering to reject aliased objects and improve EMC

The VCSEL driver setting allows EMC reduction but also reduces the effect of aliased objects from long distance.

The TMF8829 support dithering of the VCSEL clock to avoid aliasing of objects at large distance to much closer objects. The aliasing happens exactly at the multiple of the VCSEL clock frequency. For the *vcsel_period* default setting of 19.72 MHz VCSEL clock, an object at 7.6m is aliased to 0m.

To avoid this aliasing, the registers *dither_increment* and *dither_rounds* can be used.

Table 10: Spread spectrum configurations

Dithering configured by	Affected block	Notes
Register TMF8829_CFG_DITHER Valid range: Set both registers to 0 for no dithering (default) <i>dither_rounds</i> : Set to 7 <i>dither_increment</i> : Set to 7	VCSEL driver	Reduce EMC noise and attenuate aliased objects but reduce VCSEL clock frequency and increase ranging active time.

The average *vcsel_period* is increased to:

Equation 1:

$$vcsel_period + \frac{dither_rounds * dither_increment}{2}$$

Example:

$$dither_rounds = dither_increments = 7$$

$$vcsel_period = 249$$

The VCSEL frequency is reduced from 19.72 MHz without dithering to 17.95 MHz with dithering and ranging active time is increased by ~9% if the same iteration setting is used.

7.8 Typical optical characteristics

7.8.1 VCSEL

Internal protection ensures that even with a single point of failure the TMF8829 will stay Class 1 Laser Eye Safe.


- Laser Safety Class 1
- Peak emission wavelength 940 nm
- VCSEL Pulse Rep Rate 50.7 ns ~ 19.72 MHz
Exception: CMD_LOAD_CFG_8X8_LONG_RANGE
91.44 ns ~ 10.94 MHz

If dithering is enabled, the VCSEL frequency is reduced – see section 7.7.2.

7.8.2 Field of illumination (FOI)

The TMF8829 use two internal VCSELs and sequential illumination with the FOI shown in Figure 15. Only in IR-remote operating mode, see section 7.6, both VCSEL operate simultaneously.

Figure 15: VCSEL FOI



The typical combined FOI is:


- FWHM, x-direction: 67.8 degrees
- FWHM, y-direction⁷: 53.5 degrees

7.8.3 Field of view (FOV)

The field of view of the receiver matches very closely the FOI and is defined by FOV_x and FOV_y .

⁷ Measured through the center of each VCSELs FOI.


Figure 16: Device orientation – pixel (0,0) is upper left corner



7.8.4 Optical filter characteristics

The TMF8829 has a customized interference filter integrated in the module. The filter response (filter only) is shown in this graph:

Figure 17: Filter response without SPADs



Information:

Since SPADs have largely reduced sensitivity above 1000nm, higher transmissivity of the optical filter there is acceptable and has minimal impact on application performance.

7.9 Interface mode selection

After startup (see section 7.2.2.1), the system is in active mode, the oscillator is started, the PLL is started and the CPU starts execution of the internal firmware at 158.4 MHz.

Both interfaces, SPI and I²C/I³C are enabled and wait for the first transaction at either interface. The first command (bootloader command BL_CMD_SPI_OFF or BL_CMD_I2C_OFF) shall define the interface, which enables only the chosen interface.



Information:

The TMF8829 will not enter standby mode before an interface is chosen. To enter standby mode, set then *pon*=0.

7.10 I²C/I³C interface

The device provides I³C serial communication interface with clock speed up to 12.5 MHz, which improves the features of the I²C interface and preserves backward compatibility of Legacy I²C messaging. Read and Write transactions comply with the MIPI I³C specification v1.0 set by MIPI Alliance. For a complete description of the I³C protocol, please review the MIPI I³C specification.


The device does not have to know whether it is on a Legacy I²C Bus or an I³C Bus. The device has a Legacy I²C Static Address and participates in using that Address up until (and if) it is assigned a Dynamic Address by using either the SETDASA CCC command or the ENTDA CCC command. Once assigned to a Dynamic Address, the device operates as an I³C Slave, and that Dynamic Address shall be used in all subsequent transactions on the I³C Bus until and unless the Master changes the Dynamic Address. The way for the Master to change the Device's Dynamic Address is by using either the RSTDA CCC command or the SETNEWDA CCC command. Before being assigned a Dynamic Address, the device operates as an I²C device with added features of acknowledging the I³C Broadcast Address (7'h7E) after START condition and processing the CCCs ENTDA and SETDASA as appropriate.

When on an I³C bus, the device is initialized as I³C slave. After the Dynamic Address Assignment, SDR Mode is selected for private messaging. SDR Mode is also used to enter other Modes, sub-Modes, and states and for built-in features such as Common Commands Codes (CCCs), In-Band Interrupts (IBI), and transition from I²C to I³C by assignment of a Dynamic Address. The device can coexist on the same I³C Bus with many I³C devices and I²C slave devices. For the procedures and conditions that I³C shares with I²C, it closely follows the definition in the I²C specification.

When on an I²C bus, the device automatically detects and operates as Legacy I²C slave, supporting Standard-mode, Fast-mode and Fast-mode Plus (1 MHz). The protocol complies with the I²C specification set by Philips (now NXP). For a complete description of the I²C specification, please review UM10204, I²C bus specification and user manual.

The timing parameters are specified by design and characterization and are not production tested unless otherwise noted. All parameters are measured with $V_{DD} = 3.3\text{ V}$ and $T_A = 25^\circ\text{C}$ unless otherwise noted.

Figure 18: Bus timing diagram for I²C communications of TMF8829



The diagram illustrates the timing parameters for an I2C bus. It shows two main signal waveforms: SDA (Serial Data) and SCL (Serial Clock). The SDA signal is shown with a dashed box labeled 'S' indicating a start condition. The SCL signal is shown with a dashed box labeled 'S' indicating a start condition. The timing parameters are defined as follows:


- t_{DA} : SDA setup time before SCL sampling.
- t_{OD} : SDA output delay time after SCL sampling.
- t_{SU_PP} : SCL setup time before P (pull-up) transition.
- t_{SU_OD} : SCL setup time before O (pull-down) transition.
- t_{CR} : SCL clock rise time.
- t_{HD_PP} : SCL hold time before P (pull-up) transition.
- t_{DIG_H} : SCL digital high time.
- t_{HIGH} : SCL high time.
- t_{SCO} : SCL setup time before O (pull-down) transition.
- t_{CAS} : SCL clock assertion time.
- $1/f_{SCL} = t_{DIG_L} + t_{DIG_H}$: SCL clock period.
- t_{DIG_L} : SCL digital low time.
- t_{LOW} : SCL low time.
- t_{LOW_OD} : SCL low output delay time.
- t_{CBP} : SCL clock bus period.
- t_{CBPr} : SCL clock bus period rise time.
- t_{CASr} : SCL clock assertion rise time.
- t_{BUF} : Bus Free Condition time.
- t_{AVAL} : Bus Available Condition time.
- t_{IDLE} : Bus Idle Condition time.

The diagram also shows the 9th clock cycle and the bus conditions (Bus Free Condition, Bus Available Condition, Bus Idle Condition) during the start condition (S).

7.11 SPI interface

The TMF8829 is using SPI mode 0, which is defined by CPOL (clock polarity) = 0 and CPHA (clock phase) = 0, see [Serial Peripheral Interface](#). The following waveform shows a general SPI transaction including timings using the mode – 8 bits data read/write are used for explanation only:

Figure 20: SPI interface communication and timings




Data is shifted out on the falling edge of SCLK/GPIO2 and when CSN/GPIO1 is asserted.
Data is sampled on the rising edge of SCLK/GPIO2.

7.11.1 SPI write transaction

A write consists of at least three bytes on the bus, the first one being the command code (“write”=0x02), second one being the 8-bit register address (equivalent to the I²C/I³C address), followed by at least one data byte. Like with I²C/I³C, the addresses are automatically incremented for each further byte that is transmitted, except for address 0xff which is the FIFO address. Accesses to address 0xff go into the FIFO, the actual RAM address at which the FIFO gets stored depends on the FIFO configuration and FIFO pointer.

Example: Writing to two bytes (values D and E) to two consecutive registers A and A+1. The write command code is 0x02:

Figure 21: SPI write




7.11.2 SPI read transaction

A SPI read consists of at least four bytes on the bus, the first one being the command code (“read”=0x03), second address, followed by a dummy byte, followed by the data bytes. The data bytes are presented by the device on the MISO output pin.

Example: Reading to one byte (value D) from register A. The read command code is 0x03. Value S is the status/dummy byte and can be ignored.

Figure 22: SPI read



8 Register description

8.1 Registers independent on *cid_rid*

8.1.1 TMF8829_APP_ID register (Address 0x00)

Table 11: TMF8829_APP_ID register

Addr: 0x00		TMF8829_APP_ID		
Field	Name	Rst	Type	Description
7:0	<i>appid</i>	0	RO	Currently running application: 0x01 RAM patch 0x80 bootloader

8.1.2 TMF8829_MAJOR register (Address 0x01)

Table 12: TMF8829_MAJOR register

Addr: 0x01		TMF8829_MAJOR		
Field	Name	Rst	Type	Description
7:0	<i>major</i>	0	RO	Application major revision

8.1.3 TMF8829_MINOR register (Address 0x02)

Table 13: TMF8829_MINOR register

Addr: 0x02		TMF8829_MINOR		
Field	Name	Rst	Type	Description
7:0	<i>minor</i>	0	RO	Application minor revision

8.1.4 TMF8829_CMD_STAT register (Address 0x08)

Table 14: TMF8829_CMD_STAT register

Addr: 0x08		TMF8829_CMD_STAT		
Field	Name	Rst	Type	Description
7:0	<i>cmd_stat</i>	0	RW	Write: Host writes to this register a command. Commands have the value range 0x10..0xFF and are described in Table 15. Read: TMF8829 writes to this register to confirm a command. This is the STATUS of the device as described in Table 16.

Following tables show the possible commands and status of TMF8829:

Table 15: Commands for TMF8829 – write to register 0x08 / cmd_stat

Code (decimal)	Symbol	Function
16	CMD_MEASURE	Measure: Start a cyclic measurement according to the configuration
17	CMD_CLEAR_STATUS	Clear Status: Clear all status registers (note that a new measurement clears them too)
20	CMD_WRITE_PAGE_AND_MEASURE	Write configuration page (whatever page has been loaded to registers 0x20 and following will be written to the device) and start a measurement, if no error occurred
21	CMD_WRITE_PAGE	Write a configuration page (whatever page has been loaded to registers 0x20 and following will be written to the device)
22	CMD_LOAD_CONFIG_PAGE	Load configuration page
30	CMD_OSC_TUNE_UP	Increase on-chip oscillator frequency, not monotonically increasing
31	CMD_OSC_TUNE_DOWN	Decrease on-chip oscillator frequency, not monotonically decreasing
64	CMD_LOAD_CFG_8X8	Preconfigure for 8x8 default mode and load configuration page
65	CMD_LOAD_CFG_8X8_LONG_RANGE	Preconfigure for 8x8 12m mode and load configuration page
66	CMD_LOAD_CFG_8X8_HIGH_ACCURACY	Preconfigure for 8x8 (short range mode) higher resolution = Better visibility at short range and load configuration page
67	CMD_LOAD_CFG_16X16	Preconfigure for 16x16 default mode and load configuration page
68	CMD_LOAD_CFG_16X16_HIGH_ACCURACY	Preconfigure for 16x16 short range mode and load configuration page
69	CMD_LOAD_CFG_32X32	Preconfigure for 32x32 default mode and load configuration page
70	CMD_LOAD_CFG_32X32_HIGH_ACCURACY	Preconfigure for 32x32 short range mode and load configuration page
71	CMD_LOAD_CFG_48X32	Preconfigure for 48x32 default mode and load configuration page
72	CMD_LOAD_CFG_48X32_HIGH_ACCURACY	Preconfigure for 48x32 short range mode and load configuration page
255	CMD_STOP	Stop: Abort any ongoing measurement
All other not specified values shall not to be used and the behavior if one of them is set, is undefined.		

Table 16: Status of TMF8829 - read from register 0x08 / cmd_stat

Code (decimal)	Symbol	Function
0	STAT_OK	OK, command accepted and successfully executed
1	STAT_ACCEPTED	Command accepted and being executed, send a STOP command to halt continues execution
2	STAT_ERR_CONFIG	ERROR configuration not accepted, reconfiguration needed
3	STAT_ERR_APPLICATION	ERROR application encountered a severe error and stopped
4	STAT_ERR_CONFIG_RESULT_SIZE	ERROR configuration will generate result frames that are too big to be transferred
5	STAT_ERR_CONFIG_VCSEL	ERROR configuration of VCSEL (only one of the two can be on at one point in time)
6	STAT_ERR_WAKEUP_TIMED	ERROR wakeup timed, severe internal error, device should be power cycled
7	STAT_ERR_RESET_UNEXPECTED	ERROR unexpected reset, severe internal error, device should be power cycled
8	STAT_ERR_UNKNOWN_CMD	ERROR unknown command
9	STAT_ERR_UNKNOWN_CID	ERROR tried to write a config page with unknown CID
10, 11, 12, 13	STAT_ERR_STOP	ERROR stop not accepted, device should be power cycled
14	STAT_ERR_OSC_TUNE	ERROR could not increase or decrease the oscillator frequency

8.1.5 TMF8829_PREV_CMD register (Address 0x09)

Table 17: TMF8829_PREV_CMD register

Addr: 0x09		TMF8829_PREV_CMD		
Field	Name	Rst	Type	Description
7:0	<i>prev_cmd</i>	0	RO	The previously executed command by TMF8829

8.1.6 TMF8829_GPIO_VALUE register (Address 0x10)

Table 18: TMF8829_GPIO_VALUE register

Addr: 0x10		TMF8829_GPIO_VALUE		
Field	Name	Rst	Type	Description
6	<i>gpio_value_6</i>	0	RO	Read back the value of INT/GPIO6 as seen by the device
5	<i>gpio_value_5</i>	0	RO	Read back the value of SDA as seen by the device
4	<i>gpio_value_4</i>	0	RO	Read back the value of SCL as seen by the device
3	<i>gpio_value_3</i>	0	RO	Read back the value of MISO/GPIO3 as seen by the device
2	<i>gpio_value_2</i>	0	RO	Read back the value of SCLK/GPIO2 as seen by the device
1	<i>gpio_value_1</i>	0	RO	Read back the value of CSN/GPIO1 as seen by the device
0	<i>gpio_value_0</i>	0	RO	Read back the value of MOSI/GPIO0 as seen by the device

8.1.7 TMF8829_LIVE_BEAT_0 register (Address 0x1A)

Table 19: TMF8829_LIVE_BEAT_0 register

Addr: 0x1A		TMF8829_LIVE_BEAT_0		
Field	Name	Rst	Type	Description
7:0	<i>live_beat_0</i>	0	RO	Free running counter that counts every time the application wakes up from sleep for CPU 0

8.1.8 TMF8829_LIVE_BEAT_1 register (Address 0x1B)

Table 20: TMF8829_LIVE_BEAT_1 register

Addr: 0x1B		TMF8829_LIVE_BEAT_1		
Field	Name	Rst	Type	Description
7:0	<i>live_beat_1</i>	0	RO	Free running counter that counts every time the application wakes up from sleep for CPU 1

8.1.9 TMF8829_SERIAL_NUMBER_0 register (Address 0x1C)

Table 21: TMF8829_SERIAL_NUMBER_0 register

Addr: 0x1C		TMF8829_SERIAL_NUMBER_0		
Field	Name	Rst	Type	Description
7:0	<i>serial_number[7:0]</i>	0	RO	Unique serial number

8.1.10 TMF8829_SERIAL_NUMBER_1 register (Address 0x1D)

Table 22: TMF8829_SERIAL_NUMBER_1 register

Addr: 0x1D		TMF8829_SERIAL_NUMBER_1		
Field	Name	Rst	Type	Description
7:0	<i>serial_number[15:8]</i>	0	RO	Unique serial number

8.1.11 TMF8829_SERIAL_NUMBER_2 register (Address 0x1E)

Table 23: TMF8829_SERIAL_NUMBER_2 register

Addr: 0x1E		TMF8829_SERIAL_NUMBER_2		
Field	Name	Rst	Type	Description
7:0	<i>serial_number[23:16]</i>	0	RO	Unique serial number

8.1.12 TMF8829_SERIAL_NUMBER_3 register (Address 0x1F)

Table 24: TMF8829_SERIAL_NUMBER_3 register

Addr: 0x1F		TMF8829_SERIAL_NUMBER_3		
Field	Name	Rst	Type	Description
7:0	<i>serial_number[31:24]</i>	0	RO	Unique serial number

8.1.13 TMF8829_CID_RID register (Address 0x20)

Table 25: TMF8829_CID_RID register

Addr: 0x20		TMF8829_CID_RID				
Field	Name	Rst	Type	Description		
7:0	cid_rid	0	RO	Unique ID identifying the following pages/frames.		
				Code	Symbol	Function
				22	CID_CONFIG	Config page is loaded
				48	RID_REF_SPAD_FRAME	Reference SPAD frame ID
				64	CID_CFG_8X8	Preconfigure for 8x8 default mode page
				65	CID_CFG_8X8_LONG_RANGE	Preconfigure for 8x8 12m mode page
				66	CID_CFG_8X8_HIGH_ACCURACY	Preconfigure for 8x8 (short range mode) higher resolution page
				67	CID_CFG_16X16	Preconfigure for 16x16 default mode page
				68	CID_CFG_16X16_HIGH_ACCURACY	Preconfigure for 16x16 short range mode page
				69	CID_CFG_32X32	Preconfigure for 32x32 default mode page
				70	CID_CFG_32X32_HIGH_ACCURACY	Preconfigure for 32x32 short range mode page
				71	CID_CFG_48X32	Preconfigure for 48x32 default mode page
				72	CID_CFG_48X32_HIGH_ACCURACY	Preconfigure for 48x32 short range mode page

8.1.14 TMF8829_PAYLOAD register (Address 0x21)

Table 26: TMF8829_PAYLOAD register

Addr: 0x21		TMF8829_PAYLOAD		
Field	Name	Rst	Type	Description
7:0	<i>payload</i>	0	RO	Number of bytes in page (without this 2-byte header)

8.1.15 I2C_DEVADDR register (Address 0xE0)

Table 27: I2C_DEVADDR register

Addr: 0xE0		I2C_DEVADDR		
Field	Name	Rst	Type	Bit description
7:1	<i>i2c_devaddr</i>	0x41	RO	This defines the I ² C device address of the I ² C interface. Use config register <i>i2c_slave_address</i> for changes.
0	<i>reserved</i>	0x0	RO	Reserved.

8.1.16 INT_STATUS register (Address 0xE1)

Table 28: INT_STATUS register

Addr: 0xE1		INT_STATUS		
Field	Name	Rst	Type	Description
3	<i>int3</i>	0	R_PUSH1	Histogram interrupt for histogram readout. int3 status. If bit is asserted, and <i>int3_enab</i> is asserted as well, then the INT pin will be pulled low. Writing a '1' here will clear <i>int3</i> register.
2	<i>int2</i>	0	R_PUSH1	Proximity detection interrupt, see register <i>prox_distance</i> . int2 status. If bit is asserted, and <i>int2_enab</i> is asserted as well, then the INT pin will be pulled low. Writing a '1' here will clear <i>int2</i> register.
1	<i>int1</i>	0	R_PUSH1	Result interrupt to signal motion detection (<i>post_processing</i> = 1 or 2) int1 status. If bit is asserted, and <i>int1_enab</i> is asserted as well, then the INT pin will be pulled low. Writing a '1' here will clear <i>int1</i> register.
0	<i>int0</i>	0	R_PUSH1	Result interrupt to signal measurement results (<i>post_processing</i> =0). int0 status. If bit is asserted, and <i>int0_enab</i> is asserted as well, then the INT pin will be pulled low. Writing a '1' here will clear <i>int0</i> register.

8.1.17 INT_ENAB register (Address 0xE2)

Table 29: INT_ENAB register

Addr: 0xE2		INT_ENAB		
Field	Name	Rst	Type	Description
3	<i>int3_enab</i>	0	RW	0 = Disabled, 1 = Enabled -> INT output is active if <i>int3</i> flag is "1".
2	<i>int2_enab</i>	0	RW	0 = Disabled, 1 = Enabled -> INT output is active if <i>int2</i> flag is "1".
1	<i>int1_enab</i>	0	RW	0 = Disabled, 1 = Enabled -> INT output is active if <i>int1</i> flag is "1".
0	<i>int0_enab</i>	0	RW	0 = Disabled, 1 = Enabled -> INT output is active if <i>int0</i> flag is "1".

Note: This register has only influence on the digital pin INT. It does not prevent assertion of the interrupt in register INT_STATUS.

8.1.18 ID register (Address 0xE3)

Table 30: ID register

Addr: 0xE3		ID		
Field	Name	Rst	Type	Description
7:0	<i>id</i>	9eh	RO	Chip ID, reads 0x9e to identify TMF8829.

8.1.19 REVID register (Address 0xE4)

Table 31: REVID register

Addr: 0xE4		REVID		
Field	Name	Rst	Type	Description
2:0	<i>rev_id</i>	1	RO	Chip revision ID

8.1.20 INTERFACE register (Address 0xE9)

Table 32: INTERFACE register

Addr: 0xE9		INTERFACE – see section 7.9		
Field	Name	Rst	Type	Description
7	<i>Reserved</i>	0	RO	Reserved, set to 0
6	<i>i2c_interface_enable</i>	1	R_PUSH	I ² C interface is active on the SCL/SDA pins
5	<i>spi_interface_enable</i>	1	R_PUSH	SPI interface is active on the SPI pins
4:0	<i>Reserved</i>	0x00	RO	Reserved, set to 0

8.1.21 GPIO01CFG register (Address 0xF1)

Table 33: GPIO01CFG register

Addr: 0xF1		GPIO01CFG		
Field	Name	Rst	Type	Description
7:4	<i>gpio1_func</i>	1	RW	CSN/GPIO1 function
				Value Description
				0 GPIO1 functionality
				1 SPI CSN (chips select input)
				2-15 Don't use any other values
3:0	<i>gpio0_func</i>	1	RW	MOSI/GPIO0 function
				Value Description
				0 GPIO0 functionality
				1 SPI MOSI (serial data input)
				2-15 Don't use any other values

8.1.22 GPIO23CFG register (Address 0xF2)

Table 34: GPIO23CFG register

Addr: 0xF2		GPIO23CFG		
Field	Name	Rst	Type	Description
7:4	<i>gpio3_func</i>	1	RW	MISO/GPIO3 function
				Value Description
				0 GPIO3 functionality
				1 SPI MISO (serial data output)
				2-15 Don't use any other values
3:0	<i>gpio2_func</i>	1	RW	SCLK/GPIO2 function
				Value Description
				0 GPIO2 functionality
				1 SPI SCLK (serial clock input)
				2-15 Don't use any other values

8.1.23 GPIO45CFG register (Address 0xF3)

Table 35: GPIO45CFG register

Addr: 0xF3		GPIO45CFG		
Field	Name	Rst	Type	Description
7:4	<i>gpio5_func</i>	1	RW	SDA function
				Value Description
				0 GPIO5 functionality
				1 I ² C/I ³ C SDA (serial data input/output)
				2-15 Don't use any other values
3:0	<i>gpio4_func</i>	1	RW	SCL function
				Value Description
				0 GPIO4 functionality
				1 I ² C/I ³ C SCL (serial clock input)
				2-15 Don't use any other values

8.1.24 GPIO6CFG register (Address 0xF4)

Table 36: GPIO6CFG register

Addr: 0xF4		GPIO6CFG		
Field	Name	Rst	Type	Description
7:4	<i>Reserved</i>	0	RO	Reserved, set to 0
3:0	<i>gpio6_func</i>	1	RW	INT/GPIO6 function
				Value Description
				0 GPIO6
				1 INT (low active interrupt, default)
				2-15 Don't use any other values

8.1.25 RESET register (Address 0xF7)

Table 37: RESET register

Addr: 0xF7		RESET		
Field	Name	Rst	Type	Description
7	<i>hard_reset</i>	0	PUSH1	Equivalent to a power on reset – triggers a cold start
6	<i>soft_reset</i>	0	PUSH1	Reset CPUs and internal registers; interface selection is not affected
5:0	<i>Reserved</i>	0xx	RO	Reserved, set to 0

8.1.26 ENABLE register (Address 0xF8)

Table 38: ENABLE register

Addr: 0xF8		ENABLE		
Field	Name	Rst	Type	Description
7	<i>cpu_ready</i>	0	RO	TMF8829 is ready to handle commands - if this bit is zero, then the device will not respond to requests. Bit gets set only explicitly by software, therefore a functional and running firmware is necessary for this bit to work
6:4	<i>powerup_select</i>	0x00	RW	Select what to do at powerup (<i>pon</i> =1) 0 ... Boot loader 1 ... Force boot loader 2 ... RAM 3 ... Reserved, don't use
3	<i>poff</i>	0	PUSH1	1=Ask TMF8829 to go to standby mode, register cannot be read back
2	<i>pon</i>	0x1	R_PUSH1	If this bit reads back 1, then the system is in Active mode, otherwise Standby or Timed Standby. Activating the device from power-down is implemented in hardware. Whenever this register is '0' and a '1' is being written, the power is being activated and TMF8829 is being booted. Note that if this bit reads 1, but the <i>standby_mode</i> bit reads 1, then the system is in transition to Active mode.
1	<i>timed_standby_mode</i>	0x0	RO	This bit reads back 0 in normal operation mode, and 1 in Timed Standby mode.
0	<i>standby_mode</i>	0x0	RO	This bit reads back 0 in normal operation mode, and 1 in Standby mode (non-timed).

8.1.27 FIFOSTATUS register (Address 0xFA)

Table 39: FIFOSTATUS register

Addr: 0xFA		FIFOSTATUS		
Field	Name	Rst	Type	Description
5	<i>rxfifo_overn</i>	0	SS_WC	Host was writing into full FIFO. Write 1 to clear.
4	<i>txfifo_underrun</i>	0	SS_WC	Host was reading from empty FIFO. Write 1 to clear.
3	<i>rxfifo_full</i>	0	RO	In RXFIFO mode: Indicates the host cannot write. There's no space left for the host. Disregard in TXFIFO mode.
2	<i>txfifo_empty</i>	0	RO	In TXFIFO mode: Indicates the host cannot read. There's no data available for the host. Disregard in RXFIFO mode.
1	<i>fifo_dma_busy</i>	0	RO	<p>Transaction ongoing still</p> <p>In TXFIFO mode: Indicates more data from CPU will be pushed into FIFO.</p> <p>In RXFIFO mode: Indicates more data from host expected to be pushed into FIFO.</p> <p>Note:</p> <p>For the host to write to the FIFO this flag shall be 1. Otherwise, any writes from the host to the FIFO are ignored and produce a <i>rxfifo_overn</i> flag.</p>
0	<i>fifo_direction</i>	0	RO	<p>FIFO mode setup by TMF8829:</p> <p>0 ... Configured as TXFIFO (TMF8829 to host)</p> <p>1 ... Configured as RXFIFO (host to TMF8829)</p>

8.1.28 SYSTICK_0 register (Address 0xFB)

Table 40: SYSTICK_0 register

Addr: 0xFB		SYSTICK_0		
Field	Name	Rst	Type	Description
7:0	<i>hif_systick[7:0]</i>	0	RO	32-bit systick running from 125kHz clock.

8.1.29 SYSTICK_1 register (Address 0xFC)

Table 41: SYSTICK_1 register

Addr: 0xFC		SYSTICK_1		
Field	Name	Rst	Type	Description
7:0	<i>hif_systick[15:8]</i>	0	RO	32-bit systick running from 125kHz clock.

8.1.30 SYSTICK_2 register (Address 0xFD)

Table 42: SYSTICK_2 register

Addr: 0xFD		SYSTICK_2		
Field	Name	Rst	Type	Description
7:0	<i>hif_systick[23:16]</i>	0	RO	32-bit systick running from 125kHz clock.

8.1.31 SYSTICK_3 register (Address 0xFE)

Table 43: SYSTICK_3 register

Addr: 0xFE		SYSTICK_3		
Field	Name	Rst	Type	Description
7:0	<i>hif_systick[31:24]</i>	0	RO	32-bit systick running from 125kHz clock.

8.1.32 FIFO register (Address 0xFF)

Table 44: FIFO register

Addr: 0xFF		FIFO		
Field	Name	Rst	Type	Description
7:0	<i>fifo_data</i>	0x00	PUSHPOP	FIFO access (R/W)

8.2 cid_rid = 22 or 64...72 / CID_CONFIG registers

To modify any of the registers in this chapter, first load the config page:

See *cmd_stat* codes CMD_LOAD_CONFIG_PAGE, CMD_LOAD_CFG_8X8 ...
CMD_LOAD_CFG_48X32_HIGH_ACCURACY

Then modify the register and write back the configuration:

See *cmd_stat* codes CMD_WRITE_PAGE or CMD_WRITE_PAGE_AND_MEASURE.

8.2.1 TMF8829_CFG_PERIOD_MS_LSB (Address 0x22)

Table 45: TMF8829_CFG_PERIOD_MS_LSB register

Addr: 0x22		TMF8829_CFG_PERIOD_MS_LSB		
Field	Name	Rst	Type	Description
7:0	<i>period[7:0]</i>	33	RW	Measurement period in milli-seconds

8.2.2 TMF8829_CFG_PERIOD_MS_MSB (Address 0x23)

Table 46: TMF8829_CFG_PERIOD_MS_MSB register

Addr: 0x23		TMF8829_CFG_PERIOD_MS_MSB		
Field	Name	Rst	Type	Description
7:0	<i>period[15:8]</i>	0	RW	Measurement period in milli-seconds

8.2.3 TMF8829_CFG_KILO_ITERATIONS_LSB (Address 0x24)

Table 47: TMF8829_CFG_KILO_ITERATIONS_LSB register

Addr: 0x24		TMF8829_CFG_KILO_ITERATIONS_LSB		
Field	Name	Rst	Type	Description
7:0	<i>iterations[7:0]</i>	74	RW	Measurement kilo iterations LSB. Calculation: $\text{Iterations} = 1024 * (\text{iterations}[15:8] * 256 + \text{iterations}[7:0])$ Default $586 * 1024 = 600\text{k}$ iterations

8.2.4 TMF8829_CFG_KILO_ITERATIONS_MSB (Address 0x25)

Table 48: TMF8829_CFG_KILO_ITERATIONS_MSB register

Addr: 0x25		TMF8829_CFG_KILO_ITERATIONS_MSB		
Field	Name	Rst	Type	Description
7:0	<i>iterations[15:8]</i>	2	RW	Measurement kilo iterations MSB. Calculation: $\text{Iterations} = 1024 * (\text{iterations}[15:8] * 256 + \text{iterations}[7:0])$

8.2.5 TMF8829_CFG_FP_MODE (Address 0x26)

Table 49: TMF8829_CFG_FP_MODE register

Addr: 0x26		TMF8829_CFG_FP_MODE																							
Field	Name	Rst	Type	Description																					
				Focal plane mode – Resolution of TMF8829																					
				<table><tr><th>Code</th><th>Symbol</th><th>Function</th></tr><tr><td>0</td><td>FP_8x8A</td><td>8x8 mode, 1x time-multiplexed, 4x (3x2) SPADs are used for one depth pixel</td></tr><tr><td>1</td><td>FP_8x8B</td><td>8x8 mode, combined 4 macro-pixels before TDC – Do not use</td></tr><tr><td>2</td><td>FP_16x16</td><td>16x16 mode, 1x time-multiplexed, 3x2 SPADs are used for one depth pixel</td></tr><tr><td>3</td><td>FP_32x32</td><td>32x32 mode, 8x time-multiplexed and 2x1 SPADs are used for one depth pixel</td></tr><tr><td>4</td><td>FP_32x32s</td><td>32x32 mode, 8x time-multiplexed and one (single) SPAD is used for one depth pixel</td></tr><tr><td>5</td><td>FP_48x32</td><td>48x32 mode, 12x time-multiplexed and one (single) SPAD is used for one depth pixel</td></tr></table>	Code	Symbol	Function	0	FP_8x8A	8x8 mode, 1x time-multiplexed, 4x (3x2) SPADs are used for one depth pixel	1	FP_8x8B	8x8 mode, combined 4 macro-pixels before TDC – Do not use	2	FP_16x16	16x16 mode, 1x time-multiplexed, 3x2 SPADs are used for one depth pixel	3	FP_32x32	32x32 mode, 8x time-multiplexed and 2x1 SPADs are used for one depth pixel	4	FP_32x32s	32x32 mode, 8x time-multiplexed and one (single) SPAD is used for one depth pixel	5	FP_48x32	48x32 mode, 12x time-multiplexed and one (single) SPAD is used for one depth pixel
Code	Symbol	Function																							
0	FP_8x8A	8x8 mode, 1x time-multiplexed, 4x (3x2) SPADs are used for one depth pixel																							
1	FP_8x8B	8x8 mode, combined 4 macro-pixels before TDC – Do not use																							
2	FP_16x16	16x16 mode, 1x time-multiplexed, 3x2 SPADs are used for one depth pixel																							
3	FP_32x32	32x32 mode, 8x time-multiplexed and 2x1 SPADs are used for one depth pixel																							
4	FP_32x32s	32x32 mode, 8x time-multiplexed and one (single) SPAD is used for one depth pixel																							
5	FP_48x32	48x32 mode, 12x time-multiplexed and one (single) SPAD is used for one depth pixel																							
7:0	fp_mode	2	RW																						



Information:

TMF8829 has a total of 16x16 macro-pixels and each macro-pixel has 3x2 SPADs (Total: 48x32=1536 measurement SPADs).

8.2.6 TMF8829_CFG_SPAD_SELECT (Address 0x27)

Table 50: TMF8829_CFG_SPAD_SELECT register

Addr: 0x27		TMF8829_CFG_SPAD_SELECT		
Field	Name	Rst	Type	Description
7:0	<i>spad_select</i>	63	RW	SPAD mask per macro-pixel Bit0 = Top left, bit1 = top mid, ..., is the same for all macro-pixels. Only used for 8x8 and 16x16 modes.

8.2.7 TMF8829_CFG_REF_SPAD_SELECT (Address 0x28)

Table 51: TMF8829_CFG_REF_SPAD_SELECT register

Addr: 0x28		TMF8829_CFG_REF_SPAD_SELECT		
Field	Name	Rst	Type	Description
5:0	<i>ref_spad_select</i>	2	RO	Keep at default value, do not change.

8.2.8 TMF8829_CFG_SPAD_DEADTIME (Address 0x29)

Table 52: TMF8829_CFG_SPAD_DEADTIME register

Addr: 0x29		TMF8829_CFG_SPAD_DEADTIME		
Field	Name	Rst	Type	Description
5:0	<i>dead_time</i>	60	RW	SPAD dead time setting, where, 0=291ns, 1=237ns, 2=198ns, 3=171ns, 4=150ns, 5=134ns, 7=110ns, 10=87ns, 15=65ns, 20=51ns, 25=43ns, 30=37ns, 40=25ns, 45=18ns, 50=15ns, 60=11ns (default), 63=10ns

8.2.9 TMF8829_CFG_RESULT_FORMAT (Address 0x2A)

Table 53: TMF8829_CFG_RESULT_FORMAT register

Addr: 0x2A		TMF8829_CFG_RESULT_FORMAT (Configure reported results for each depth pixel)		
Field	Name	Rst	Type	Description
7	<i>full_noise</i>	0	RW	If set the noise_strength is reporting the sum and is no longer divided by number of bins
6	<i>sub_result</i>	0	RO	Only read, is used to encode the sub-result frame in the results; on writing use '0' to write
5	<i>xtalk</i>	0	RW	If set, 2 bytes x-talk (crosstalk) shall be encoded with each depth pixel. X-talk is the sum of the crosstalk peak and its two adjacent neighbor bins. Values 0...32767 are encoded as is (factor 1) and bit 15 reset, values 32768 or higher are encoded divided by 256 and bit 15 set.
4	<i>noise_strength</i>	0	RW	If set, 2 bytes noise strength (=baseline of the histogram) shall be encoded with each depth pixel (sum of the full histogram excluding peaks divided by the number of bins) Values 0...32767 are encoded as is (factor 1) and bit 15 reset, values 32768 or higher are encoded divided by 256 and bit 15 set.
3	<i>signal_strength</i>	0	RW	If set, 2 bytes signal strength shall be encoded with each depth pixel; signal strength is the peak height above the baseline where the peak plus its two adjacent neighbor bins are added. Values 0...32767 are encoded as is (factor 1) and bit 15 reset, values 32768 or higher are encoded divided by 256 and bit 15 set.
2:0	<i>nr_peaks</i>	1	RW	If non-zero, then this is the number of peaks per depth pixel with each result, max is 4 peaks Note: It depends on the height and length of the peaks in the histogram. If more than one results per pixel is reported.

8.2.10 TMF8829_CFG_DUMP_HISTOGRAMS (Address 0x2B)

Table 54: TMF8829_CFG_DUMP_HISTOGRAMS register

Addr: 0x2B		TMF8829_CFG_DUMP_HISTOGRAMS		
Field	Name	Rst	Type	Description
0	<i>histograms</i>	0	RW	If set then raw histograms are provided in blocking mode. I.e., the host *has* to read them, otherwise the device will not continue to measure.

8.2.11 TMF8829_CFG_POWER_MODES (Address 0x2E)

Table 55: TMF8829_CFG_POWER_MODES register

Addr: 0x2E		TMF8829_CFG_POWER_MODES		
Field	Name	Rst	Type	Description
3	<i>spad_cropping</i>	0	RW	If this bit is set auto-deselection SPAD of a disabled MP is done before each measurement. Only set this if cropping is used as this function consumes runtime, but saves power.
2	<i>lp_osc_device_sleep</i>	1	RW	If this bit is set the low power oscillator is used when going to standby-timed. This bit only influences the standby-timed mode.
1	<i>device_sleep</i>	0	RW	If this bit is set the device goes to standby timed (see parameter <code>I_STANDBY_TIMER</code>) during periodic measurements when all work is done (i.e. the distances have been calculated, published and read by the host).
0	<i>cpu_sleep</i>	1	RW	If this bit is set the CPUs go to sleep mode (WFE – wait for event) when no work is pending.

8.2.12 TMF8829_CFG_VCSEL_ON (Address 0x30)

Table 56: TMF8829_CFG_VCSEL_ON register

Addr: 0x30		TMF8829_CFG_VCSEL_ON										
Field	Name	Rst	Type	Description								
				VCSEL used for timeslot t1								
				<table><tr><th>Code</th><th>Function</th></tr><tr><td>0</td><td>Use no VCSEL</td></tr><tr><td>1</td><td>Use VCSEL0</td></tr><tr><td>2</td><td>Use VCSEL1</td></tr></table>	Code	Function	0	Use no VCSEL	1	Use VCSEL0	2	Use VCSEL1
Code	Function											
0	Use no VCSEL											
1	Use VCSEL0											
2	Use VCSEL1											
3:2	t1_vcsel	1	RW									
1:0	t0_vcsel	2	RW	VCSEL used for timeslot t0 with same coding like t1_vcsel above								

8.2.13 TMF8829_CFG_DITHER (Address 0x31)

Table 57: TMF8829_CFG_DITHER register

Addr: 0x31		TMF8829_CFG_DITHER (See section 7.7.1, Table 9: Spread spectrum configurations)		
Field	Name	Rst	Type	Description
6:4	<i>dither_rounds</i>	0	RW	Spread spectrum: Dither rounds, number of VCSEL periods to apply increment
2:0	<i>dither_increment</i>	0	RW	Spread spectrum: Add this many unit delays every VCSEL period

8.2.14 TMF8829_CFG_VCDRV (Address 0x32)

Table 58: TMF8829_CFG_VCDRV register

Addr: 0x32		TMF8829_CFG_VCDRV		
Field	Name	Rst	Type	Description
1:0	<i>pulse_width</i>	3	RW	VCSEL driver pulse width 0=330ps 1=660ps 2=1000ps 3=1300ps

8.2.15 TMF8829_CFG_VCDRV_2 (Address 0x33)

Table 59: TMF8829_CFG_VCDRV_2 register

Addr: 0x33		TMF8829_CFG_VCDRV_2		
Field	Name	Rst	Type	Description
6:0	<i>current</i>	93	RW	VCSEL driver current Use only the settings provided by the operation modes with <i>cmd_stat</i> and defined according to Table 6.

8.2.16 TMF8829_CFG_VCDRV_3 (Address 0x34)

Table 60: TMF8829_CFG_VCDRV_3 register

Addr: 0x34		TMF8829_CFG_VCDRV_3		
Field	Name	Rst	Type	Description
5	<i>ext_inv_output</i>	0	RW	Invert external VCSEL driver signal
4	<i>ext_en_output</i>	0	RW	Set to 1 to enable external VCSEL driver signal
3:0	<i>hi_len</i>	0	RW	Length of vcdrv high-pulse (hi_len+1)*6.25ns; set to 0 if no external VCSEL driver is used (<i>ext_en_output</i> =0)

8.2.17 TMF8829_VCSEL_PERIOD_200PS_LSB (Address 0x36)

Table 61: TMF8829_VCSEL_PERIOD_200PS_LSB register

Addr: 0x36		TMF8829_VCSEL_PERIOD_200PS_LSB		
Field	Name	Rst	Type	Description
7:0	<i>vcsel_period[7:0]</i>	249	RW	VCSEL period setting LSB in 203.65 ps steps Shall not be a multiple of 31 and 249 is fastest setting. Example with default 249: $249 \times 203.65 \text{ ps} = 50.7 \text{ ns} \sim 19.72 \text{ MHz} \rightarrow (249-31) \times 203.65 \text{ ps} = 44.4 \text{ ns}$ can be recorded

8.2.18 TMF8829_VCSEL_PERIOD_200PS_MSB (Address 0x37)

Table 62: TMF8829_VCSEL_PERIOD_200PS_MSB register

Addr: 0x37		TMF8829_VCSEL_PERIOD_200PS_MSB		
Field	Name	Rst	Type	Description
7:0	<i>vcsel_period[9:8]</i>	0	RW	VCSEL period setting in 203.65 ps units MSB See <i>vcsel_period[7:0]</i> above.

8.2.19 TMF8829_VCDRV_OFFSET_200PS_LSB (Address 0x38)

Table 63: TMF8829_VCDRV_OFFSET_200PS_LSB register

Addr: 0x38		TMF8829_VCDRV_OFFSET_200PS_LSB		
Field	Name	Rst	Type	Description
7:0	<i>vcdrv_offset[7:0]</i>	0	RW	VCSEL driver time offset LSB in 203.65 ps steps Only set <i>vcdrv_offset</i> > 0 or <i>tdc_offset</i> > 0 not both

8.2.20 TMF8829_VCDRV_OFFSET_200PS_MSB (Address 0x39)

Table 64: TMF8829_VCDRV_OFFSET_200PS_MSB register

Addr: 0x39		TMF8829_VCDRV_OFFSET_200PS_MSB		
Field	Name	Rst	Type	Description
7:0	<i>vcdrv_offset[9:8]</i>	0	RW	VCSEL driver time offset MSB in 203.65 ps steps Only set <i>vcdrv_offset</i> > 0 or <i>tdc_offset</i> > 0 not both

8.2.21 TMF8829_VCDRV_CP (Address 0x3A)

Table 65: TMF8829_VCDRV_CP register

Addr: 0x3A		TMF8829_VCDRV_CP		
Field	Name	Rst	Type	Description
6:6	<i>vc_spr_spec_single_edge</i>	0	RW	If set randomize VCSEL driver charge pump clock; keep at 0
5:4	<i>vc_spr_spec_cfg</i>	0	RW	Select mode for spread spectrum – see section 7.7.1
3:0	<i>vc_spr_spec_amp</i>	0	RW	Amplitude for spread spectrum: 0 = Disable, 1..15 = Amount of jitter

8.2.22 TMF8829_HISTOGRAM_BINS_LSB (Address 0x40)

Table 66: TMF8829_HISTOGRAM_BINS_LSB register

Addr: 0x40		TMF8829_HISTOGRAM_BINS_LSB		
Field	Name	Rst	Type	Description
7:0	<i>histogram_bins[7:0]</i>	218	RW	<p>Number of bins in histogram bins where maximum is $\text{vcsel_period} - 31$</p> <p>Note that this number is divided by $(1 \ll \text{TMF8829_BIN_SHIFT})$; for 16x16 mode or higher only 64 bins max after bin shift, in 8x8 mode maximum 256 bins after bin-shift</p> <p>In 8x8 always 256 bins are transferred, in all other modes 64 bins are transferred.</p> <p>Examples: bin-shift=2, 256 histogram_bins $\rightarrow 256 / (1 \ll 2) = 64$ bins, which is possible in all modes bin-shift=0, 256 histogram_bins $\Rightarrow 256 / (1 \ll 0) = 256$ bins, only possible for 8x8 mode</p>

8.2.23 TMF8829_HISTOGRAM_BINS_MSB (Address 0x41)

Table 67: TMF8829_HISTOGRAM_BINS_MSB register

Addr: 0x41		TMF8829_HISTOGRAM_BINS_MSB		
Field	Name	Rst	Type	Description
7:0	<i>histogram_bins[9:8]</i>	0	RW	MSB of histogram bins – see description above

Addr: 0x44		TMF8829_TDC_OFFSET_200PS_LSB		
Field	Name	Rst	Type	Description
7:0	<i>tdc_offset[7:0]</i>	14	RW	TDC time offset in 203.65 ps steps; LSB value Only set <i>vcdrv_offset</i> > 0 or <i>tdc_offset</i> > 0 not both

8.2.27 TMF8829_TDC_OFFSET_200PS_MSB (Address 0x45)

Table 71: TMF8829_TDC_OFFSET_200PS_MSB register

Addr: 0x45		TMF8829_TDC_OFFSET_200PS_MSB		
Field	Name	Rst	Type	Description
7:0	<i>tdc_offset[9:8]</i>	0	RW	TDC time offset in 203.65 ps steps; LSB value Only set <i>vcdrv_offset</i> > 0 or <i>tdc_offset</i> > 0 not both

8.2.28 TMF8829_TDC_PRE_PERIODS_LSB (Address 0x46)

Table 72: TMF8829_TDC_PRE_PERIODS_LSB register

Addr: 0x46		TMF8829_TDC_PRE_PERIODS_LSB		
Field	Name	Rst	Type	Description
7:0	<i>settling[7:0]</i>	80	RW	TDC settling time LSB value in <i>vcse1_period</i> units; for default <i>vcse1_period</i> value of 50.7 ns and <i>settling</i> = 80, this is ~ 4.1 μ s Keep this setting at the default value.

8.2.29 TMF8829_TDC_PRE_PERIODS_MSB (Address 0x47)

Table 73: TMF8829_TDC_PRE_PERIODS_MSB register

Addr: 0x47		TMF8829_TDC_PRE_PERIODS_MSB		
Field	Name	Rst	Type	Description
1:0	<i>settling[9:8]</i>	80	RW	TDC settling time MSB value, see above

8.2.30 TMF8829_HV_CP (Address 0x48)

Table 74: TMF8829_HV_CP register

Addr: 0x48		TMF8829_HV_CP – see section 7.7.1		
Field	Name	Rst	Type	Description
6	<i>spr_spec_single_edge</i>	0	RW	If set randomize HV CP clock with each pos-edge; keep at 0
5:4	<i>spr_spec_cfg</i>	0	RW	Select mode for spread spectrum – see section 7.7.1
3:0	<i>spr_spec_amp</i>	0	RW	Amplitude for spread spectrum: 0 = Disable 1..15 = Amount of jitter

8.2.31 TMF8829_CFG_HA_KILO_ITERATIONS_LSB (Address 0x4A)

Table 75: TMF8829_CFG_HA_KILO_ITERATIONS_LSB register

Addr: 0x4A		TMF8829_CFG_HA_KILO_ITERATIONS_LSB		
Field	Name	Rst	Type	Description
7:0	<i>high_accuracy_iterations[7:0]</i>	100	RW	Measurement kilo iterations LSB for dual mode – see section 7.3.1 – only used if <i>dual_mode</i> =1 or 2 Calculation: Iterations = $1024 * (high_accuracy_iterations [15:8] * 256 + high_accuracy_iterations [7:0])$ Default 100*1024 = 102k iterations

8.2.32 TMF8829_CFG_HA_KILO_ITERATIONS_MSB (Address 0x4B)

Table 76: TMF8829_CFG_HA_KILO_ITERATIONS_MSB register

Addr: 0x4B		TMF8829_CFG_HA_KILO_ITERATIONS_MSB		
Field	Name	Rst	Type	Description
7:0	<i>high_accuracy_iterations [15:8]</i>	0	RW	<p>Measurement kilo iterations LSB for dual mode – see section 7.3.1 – only used if <i>dual_mode</i>=1 or 2</p> <p>Calculation: Iterations = $1024 * (high_accuracy_iterations [15:8] * 256 + high_accuracy_iterations [7:0])$ Default $100 * 1024 = 102k$ iterations</p>

8.2.33 TMF8829_CFG_ENABLE_DUAL_MODE (Address 0x4C)

Table 77: TMF8829_CFG_ENABLE_DUAL_MODE register

Addr: 0x4C		TMF8829_CFG_ENABLE_DUAL_MODE		
Field	Name	Rst	Type	Description
1:0	<i>dual_mode</i>	0	RW	<p>If set use dual-mode, if cleared no dual-mode – details are described in section 7.3.1</p> <p>0 = No dual mode 1 = Dual-mode is high-accuracy and regular-range-mode (up to ~6m) 2 = Dual-mode is high-accuracy and 8x8 long range mode (up to 11m)</p>

8.2.34 TMF8829_CFG_HV_CP_OVERLOAD_DETECT (Address 0x4D)

Table 78: TMF8829_CFG_HV_CP_OVERLOAD_DETECT register

Addr: 0x4D		TMF8829_CFG_HV_CP_OVERLOAD_DETECT		
Field	Name	Rst	Type	Description
0	<i>hv_cp_overload_detect</i>	0	RW	<p>Set to discard results for <i>bin_shift</i> = 2 when a high-voltage charge-pump overload was detected, clear to always use results even when overload was detected</p>

8.2.35 TMF8829_CFG_ALG_PEAK_BINS (Address 0x50)

Table 79: TMF8829_CFG_ALG_PEAK_BINS register

Addr: 0x50		TMF8829_CFG_ALG_PEAK_BINS		
Field	Name	Rst	Type	Description
1:0	<i>peak_bins</i>	2	RW	Number of bins to use for peak detection and peak strength calculation 0=1 bin, 1=2 bins, 2=3 bins, 3=4 bins

8.2.36 TMF8829_CFG_ALG_REF_PEAK_BINS (Address 0x51)

Table 80: TMF8829_CFG_ALG_REF_PEAK_BINS register

Addr: 0x51		TMF8829_CFG_ALG_REF_PEAK_BINS		
Field	Name	Rst	Type	Description
1:0	<i>ref_peak_bins</i>	2	RW	Number of bins to use for reference peak detection 0=1 bin, 1=2 bins, 2=3 bins, 3=4 bins

8.2.37 TMF8829_CFG_ALG_DISTANCE (Address 0x52)

Table 81: TMF8829_CFG_ALG_DISTANCE register

Addr: 0x52		TMF8829_CFG_ALG_DISTANCE		
Field	Name	Rst	Type	Description
1:0	<i>select</i>	1	RW	Automatically selected when mode is selected – see section 7.3 Distance is reported in 0.25 mm steps 1 = Distance algorithm for default modes (max distance ~6m or 11m) 2 = Distance algorithm for high performance modes (max distance 1.4m)

8.2.38 TMF8829_CFG_ALG_CONFIDENCE_THRESHOLD (Address 0x53)

Table 82: TMF8829_CFG_ALG_CONFIDENCE_THRESHOLD register

Addr: 0x53		TMF8829_CFG_ALG_CONFIDENCE_THRESHOLD		
Field	Name	Rst	Type	Description
7:0	<i>confidence_threshold</i>	6	RW	Only objects which have a confidence level (this is signal to noise ratio) equal or higher than this will be reported

8.2.39 TMF8829_CFG_ALG_HW_PEAK_START (Address 0x57)

Table 83: TMF8829_CFG_ALG_HW_PEAK_START register

Addr: 0x57		TMF8829_CFG_ALG_HW_PEAK_START		
Field	Name	Rst	Type	Description
7:0	<i>peak_detect_start</i>	25	RO	Nominal start bin (for bin-shift 0) for hardware assisted peak detect

8.2.40 TMF8829_CFG_ALG_CALIBRATION (Address 0x5F)

Table 84: TMF8829_CFG_ALG_CALIBRATION register

Addr: 0x5F		TMF8829_CFG_ALG_CALIBRATION		
Field	Name	Rst	Type	Description
0	<i>add_100_mm_offset</i>	0	RW	If set an offset of 100 mm will be added to each pixel distance – therefore the algorithm can report negative distances as well especially if additional host side calibration is used.

8.2.41 TMF8829_CFG_INT_ZONE_MASK_0 (Address 0x60) – TMF8829_CFG_INT_ZONE_MASK_7 (Address 0x67)

Table 85: TMF8829_CFG_INT_ZONE_MASK_0 (Address 0x60) – TMF8829_CFG_INT_ZONE_MASK_7 (Address 0x67) registers

Addr: 0x60 – 0x67		TMF8829_CFG_INT_ZONE_MASK_0 – TMF8829_CFG_INT_ZONE_MASK_7		
Field	Name	Rst	Type	Description
7:0	<i>int_zone_mask[7:0]</i>	255	RW	Interrupt masked on zone A 1 means this zone can trigger an interrupt, lsb is zone 0
	...			
	<i>int_zone_mask[63:56]</i>			

64-bit register to mask the zones which can raise an interrupt, applies for 8x8 mode directly.
For 16x16 mode, combine 2x2 pixels together to use only an 8x8 zone mask.
For 32x32 mode, combine 4x4 pixels together to use only an 8x8 zone mask.
For 48x32 mode, these registers have no effect.

8.2.42 TMF8829_CFG_INT_THRESHOLD_LOW_LSB (Address 0x68)

Table 86: TMF8829_CFG_INT_THRESHOLD_LOW_LSB register

Addr: 0x68		TMF8829_CFG_INT_THRESHOLD_LOW_LSB		
Field	Name	Rst	Type	Description
7:0	<i>int_threshold_low[7:0]</i>	0	RW	Interrupt threshold for distance LSB – only zones \geq <i>int_threshold_low</i> will trigger an interrupt

8.2.43 TMF8829_CFG_INT_THRESHOLD_LOW_MSB (Address 0x69)

Table 87: TMF8829_CFG_INT_THRESHOLD_LOW_MSB register

Addr: 0x69		TMF8829_CFG_INT_THRESHOLD_LOW_MSB		
Field	Name	Rst	Type	Description
7:0	<i>int_threshold_low[15:8]</i>	0	RW	Interrupt threshold for distance MSB – only zones \geq <i>int_threshold_low</i> will trigger an interrupt

8.2.44 TMF8829_CFG_INT_THRESHOLD_HIGH_LSB (Address 0x6A)

Table 88: TMF8829_CFG_INT_THRESHOLD_HIGH_LSB register

Addr: 0x6A		TMF8829_CFG_INT_THRESHOLD_HIGH_LSB		
Field	Name	Rst	Type	Description
7:0	<i>int_threshold_high[7:0]</i>	255	RW	Interrupt threshold for distance LSB – only zones <= <i>int_threshold_high</i> will trigger an interrupt

8.2.45 TMF8829_CFG_INT_THRESHOLD_HIGH_MSB (Address 0x6B)

Table 89: TMF8829_CFG_INT_THRESHOLD_HIGH_MSB register

Addr: 0x6B		TMF8829_CFG_INT_THRESHOLD_HIGH_MSB		
Field	Name	Rst	Type	Description
7:0	<i>int_threshold_high[15:8]</i>	255	RW	Interrupt threshold for distance MSB – only zones <= <i>int_threshold_high</i> will trigger an interrupt

8.2.46 TMF8829_CFG_INT_PERSISTENCE (Address 0x6C)

Table 90: TMF8829_CFG_INT_PERSISTENCE register

Addr: 0x6C		TMF8829_CFG_INT_PERSISTENCE		
Field	Name	Rst	Type	Description
7:0	<i>int_persistence</i>	0	RW	0 means each measurement that finds a target inside the threshold range will trigger an interrupt 1 means there have to be two consecutive measurements that find a target inside the threshold range will trigger an interrupt 2 ...three consecutive measurements ... and so on.

8.2.47 TMF8829_CFG_POST_PROCESSING (Address 0x6D)

Table 91: TMF8829_CFG_POST_PROCESSING register

Addr: 0x6D		TMF8829_CFG_POST_PROCESSING				
Field	Name	Rst	Type	Description		
7:0	post_processing	0	RW	Select post processing algorithm		
				Code	Symbol	Function
				0	PERSISTENCE	Persistence algorithm enabled, persistence interrupt is <i>int1</i>
				1	MOTION	Motion detection, set <i>int_persistence</i> >=1 as well; motion interrupt is <i>int1</i>
				2	MOTION_ALWAYS_RESULTS	Same as MOTION but result frames are always published but <i>int1</i> only asserted upon motion detection

8.2.48 TMF8829_CFG_PROX_DISTANCE (Address 0x6E)

Table 92: TMF8829_CFG_PROX_DISTANCE register

Addr: 0x6E		TMF8829_CFG_PROX_DISTANCE		
Field	Name	Rst	Type	Description
7:0	<i>prox_distance</i>	0	RW	Proximity distance in mm. Any object detected closer than <i>prox_distance</i> in [mm] will raise a proximity interrupt <i>int2</i> . If proximity distance is set to the default 0 or <i>int_persistence</i> =0, function is disabled.

8.2.49 TMF8829_CFG_CROP_TOP_X (Address 0x70)

Table 93: TMF8829_CFG_CROP_TOP_X register

Addr: 0x70		TMF8829_CFG_CROP_TOP_X		
Field	Name	Rst	Type	Description
7:0	<i>mp_top_x</i>	0	RW	Restrict the area in which objects are recorded to the macro-pixels defined by rectangular <i>mp_top_x</i> / <i>mp_top_y</i> to <i>mp_bottom_x</i> / <i>mp_bottom_y</i> (full FOV has 16x16 macro-pixels) Set register <i>spad_cropping</i> =1 to disable SPADs which are outside the cropped area.

8.2.50 TMF8829_CFG_CROP_TOP_Y (Address 0x71)

Table 94: TMF8829_CFG_CROP_TOP_Y register

Addr: 0x71		TMF8829_CFG_CROP_TOP_Y		
Field	Name	Rst	Type	Description
7:0	<i>mp_top_y</i>	0	RW	Restrict the area in which objects are recorded to the macro-pixels defined by rectangular <i>mp_top_x</i> / <i>mp_top_y</i> to <i>mp_bottom_x</i> / <i>mp_bottom_y</i> (full FOV has 16x16 macro-pixels) Set register <i>spad_cropping</i> =1 to disable SPADs which are outside the cropped area.

8.2.51 TMF8829_CFG_CROP_BOTTOM_X (Address 0x72)

Table 95: TMF8829_CFG_CROP_BOTTOM_X register

Addr: 0x72		TMF8829_CFG_CROP_BOTTOM_X		
Field	Name	Rst	Type	Description
7:0	<i>mp_bottom_x</i>	0	RW	Restrict the area in which objects are recorded to the macro-pixels defined by rectangular <i>mp_top_x</i> / <i>mp_top_y</i> to <i>mp_bottom_x</i> / <i>mp_bottom_y</i> (full FOV has 16x16 macro-pixels) Set register <i>spad_cropping</i> =1 to disable SPADs which are outside the cropped area.

8.2.52 TMF8829_CFG_CROP_BOTTOM_Y (Address 0x73)

Table 96: TMF8829_CFG_CROP_BOTTOM_Y register

Addr: 0x73		TMF8829_CFG_CROP_BOTTOM_Y		
Field	Name	Rst	Type	Description
7:0	<i>mp_bottom_y</i>	0	RW	Restrict the area in which objects are recorded to the macro-pixels defined by rectangular <i>mp_top_x</i> / <i>mp_top_y</i> to <i>mp_bottom_x</i> / <i>mp_bottom_y</i> (full FOV has 16x16 macro-pixels) Set register <i>spad_cropping</i> =1 to disable SPADs which are outside the cropped area.

8.2.53 TMF8829_CFG_INFO_FOV_CORR (Address 0x78)

Table 97: TMF8829_CFG_INFO_FOV_CORR register

Addr: 0x78		TMF8829_CFG_INFO_FOV_CORR		
Field	Name	Rst	Type	Description
3:0	<i>fov_correction</i>	0	RW	Field of view sub-pixel correction value: Can be used for the host to further fine-tune perpendicular field of view.

8.2.54 TMF8829_CFG_GPIO_0 (Address 0x80)

Table 98: TMF8829_CFG_GPIO_0 register

Addr: 0x80		TMF8829_CFG_GPIO_0				
Field	Name	Rst	Type	Description		
2:0	gpio0	0	RW	MOSI/GPIO0 output control - setting will be ignored if this pin is used as SPI MOSI interface pin unless <i>gpio0_func</i> =0		
				Code	Symbol	Function
				0	TRISTATE	Pin is in tristate
				1	INPUT_IR	Input and VCSEL emission follows logical level (i.e. if high, VCSEL is on, else off)
				2	INPUT_ACTIVE_HIGH	Input allow VCSEL operation active high
				3	INPUT_ACTIVE_LOW	Input allow VCSEL operation active low
				4	OUTPUT_LOW_VCSEL_PULSING	VCSEL signaling output active low
				5	OUTPUT_HIGH_VCSEL_PULSING	VCSEL signaling output active high
				6	OUTPUT_HIGH	Output logic high
				7	OUTPUT_LOW	Output logic low

8.2.55 TMF8829_CFG_GPIO_1 (Address 0x81)

Table 99: TMF8829_CFG_GPIO_1 register

Addr: 0x81		TMF8829_CFG_GPIO_1				
Field	Name	Rst	Type	Description		
2:0	gpio1	0	RW	CSN/GPIO1 output control - setting will be ignored if this pin is used as SPI CSN interface pin unless <i>gpio1_func</i> =0		
				Code	Symbol	Function
				0	TRISTATE	Pin is in tristate
				1	INPUT_IR	Input and VCSEL emission follows logical level (i.e. If high, VCSEL is on, else off)
				2	INPUT_ACTIVE_HIGH	Input allow VCSEL operation active high
				3	INPUT_ACTIVE_LOW	Input allow VCSEL operation active low
				4	OUTPUT_LOW_VCSEL_PULSING	VCSEL signaling output active low
				5	OUTPUT_HIGH_VCSEL_PULSING	VCSEL signaling output active high
				6	OUTPUT_HIGH	Output logic high
				7	OUTPUT_LOW	Output logic low

8.2.56 TMF8829_CFG_GPIO_2 (Address 0x82)

Table 100: TMF8829_CFG_GPIO_2 register

Addr: 0x82		TMF8829_CFG_GPIO_2				
Field	Name	Rst	Type	Description		
2:0	gpio2	0	RW	SCLK/GPIO2 output control - setting will be ignored if this pin is used as SPI SCLK interface pin unless <i>gpio2_func</i> =0		
				Code	Symbol	Function
				0	TRISTATE	Pin is in Tristate
				1	INPUT_IR	Input and VCSEL emission follows logical level (I.e. If high, VCSEL is on, else off)
				2	INPUT_ACTIVE_HIGH	Input allow VCSEL operation active high
				3	INPUT_ACTIVE_LOW	Input allow VCSEL operation active low
				4	OUTPUT_LOW_VCSEL_PULSING	VCSEL signaling output active low
				5	OUTPUT_HIGH_VCSEL_PULSING	VCSEL signaling output active high
				6	OUTPUT_HIGH	Output logic high
				7	OUTPUT_LOW	Output logic low

8.2.57 TMF8829_CFG_GPIO_3 (Address 0x83)

Table 101: TMF8829_CFG_GPIO_3 register

Addr: 0x83		TMF8829_CFG_GPIO_3				
Field	Name	Rst	Type	Description		
2:0	gpio3	0	RW	MISO/GPIO3 output control - setting will be ignored if this pin is used as SPI MISO interface pin unless <i>gpio3_func</i> =0		
				Code	Symbol	Function
				0	TRISTATE	Pin is in tristate
				1	INPUT_IR	Input and VCSEL emission follows logical level (i.e. If high, VCSEL is on, else off)
				2	INPUT_ACTIVE_HIGH	Input allow VCSEL operation active high
				3	INPUT_ACTIVE_LOW	Input allow VCSEL operation active low
				4	OUTPUT_LOW_VCSEL_PULSING	VCSEL signaling output active low
				5	OUTPUT_HIGH_VCSEL_PULSING	VCSEL signaling output active high
				6	OUTPUT_HIGH	Output logic high
				7	OUTPUT_LOW	Output logic low

8.2.58 TMF8829_CFG_GPIO_4 (Address 0x84)

Table 102: TMF8829_CFG_GPIO_4 register

Addr: 0x84		TMF8829_CFG_GPIO_4				
Field	Name	Rst	Type	Description		
2:0	gpio4	0	RW	SCL (respectively GPIO4) output control - setting will be ignored if this pin is used as I ² C/I ³ C SCL interface pin unless <i>gpio4_func</i> =0		
				Code	Symbol	Function
				0	TRISTATE	Pin is in tristate
				1	INPUT_IR	Input and VCSEL emission follows logical level (i.e. If high, VCSEL is on, else off)
				2	INPUT_ACTIVE_HIGH	Input allow VCSEL operation active high
				3	INPUT_ACTIVE_LOW	Input allow VCSEL operation active low
				4	OUTPUT_LOW_VCSEL_PULSING	VCSEL signaling output active low
				5	OUTPUT_HIGH_VCSEL_PULSING	VCSEL signaling output active high
				6	OUTPUT_HIGH	Output logic high
				7	OUTPUT_LOW	Output logic low

8.2.59 TMF8829_CFG_GPIO_5 (Address 0x85)

Table 103: TMF8829_CFG_GPIO_5 register

Addr: 0x85		TMF8829_CFG_GPIO_5				
Field	Name	Rst	Type	Description		
2:0	gpio5	0	RW	SDA (respectively GPIO5) output control - setting will be ignored if this pin is used as I ² C/I ³ C SDA interface pin unless <i>gpio5_func</i> =0		
				Code	Symbol	Function
				0	TRISTATE	Pin is in tristate
				1	INPUT_IR	Input and VCSEL emission follows logical level (i.e. If high, VCSEL is on, else off)
				2	INPUT_ACTIVE_HIGH	Input allow VCSEL operation active high
				3	INPUT_ACTIVE_LOW	Input allow VCSEL operation active low
				4	OUTPUT_LOW_VCSEL_PULSING	VCSEL signaling output active low
				5	OUTPUT_HIGH_VCSEL_PULSING	VCSEL signaling output active high
				6	OUTPUT_HIGH	Output logic high
				7	OUTPUT_LOW	Output logic low

8.2.60 TMF8829_CFG_GPIO_6 (Address 0x86)

Table 104: TMF8829_CFG_GPIO_6 register

Addr: 0x86		TMF8829_CFG_GPIO_6				
Field	Name	Rst	Type	Description		
2:0	gpio6	0	RW	INT/GPIO6 output control - setting will be ignored if this pin is used as INT interface pin unless <i>gpio6_func</i> =0		
				Code	Symbol	Function
				0	TRISTATE	Pin is in tristate
				1	INPUT_IR	Input and VCSEL emission follows logical level (i.e. If high, VCSEL is on, else off)
				2	INPUT_ACTIVE_HIGH	Input allow VCSEL operation active high
				3	INPUT_ACTIVE_LOW	Input allow VCSEL operation active low
				4	OUTPUT_LOW_VCSEL_PULSING	VCSEL signaling output active low
				5	OUTPUT_HIGH_VCSEL_PULSING	VCSEL signaling output active high
				6	OUTPUT_HIGH	Output logic high
				7	OUTPUT_LOW	Output logic low

8.2.61 TMF8829_CFG_GPIO (Address 0x87)

Table 105: TMF8829_CFG_GPIO register

Addr: 0x87		TMF8829_CFG_GPIO				
Field	Name	Rst	Type	Description		
1:0	<i>pre_delay</i>	0	RW	Output of VCSEL pulsing will be asserted with <i>pre_delay</i> time before the VCSEL starts emitting - OUTPUT_LOW_VCSEL_PULSING or OUTPUT_HIGH_VCSEL_PULSING – applies for any of the above GPIOs 0-6 using this setting.		
				Code	Symbol	Function
				0	NO_PREDELAY	No delay
				1	d_100_US_PREDELAY	100 μs pre-delay
				2	d_200_US_PREDELAY	200 μs pre-delay

8.2.62 TMF8829_CFG_I2C_ADDRESS (Address 0x90)

Table 106: TMF8829_CFG_I2C_ADDRESS

Addr: 0x90		TMF8829_CFG_I2C_ADDRESS		
Field	Name	Rst	Type	Description
7:0	<i>i2c_slave_address</i>	130	RW	The unshifted I ² C slave address for I ² C communication – The LSB is automatically set by direction of communication.

8.2.63 TMF8829_CFG_MOTION_DETECT_DISTANCE_LSB (Address 0xB0)

Table 107: TMF8829_CFG_MOTION_DETECT_DISTANCE_LSB register

Addr: 0xB0		TMF8829_CFG_MOTION_DETECT_DISTANCE_LSB		
Field	Name	Rst	Type	Description
7:0	<i>motion_distance[7:0]</i>	208	RW	LSB of Distance in UQ2 [0.25 mm], which is considered as motion if motion detection is enabled (<i>post_processing</i> =1). Default is 50cm = 500mm *4 = 2000, (7*256 + 208)=2000

8.2.64 TMF8829_CFG_MOTION_DETECT_DISTANCE_MSB (Address 0xB1)

Table 108: TMF8829_CFG_MOTION_DETECT_DISTANCE_MSB register

Addr: 0xB1		TMF8829_CFG_MOTION_DETECT_DISTANCE_MSB		
Field	Name	Rst	Type	Description
7:0	<i>motion_distance[15:8]</i>	7	RW	MSB of Distance in UQ2 [0.25 mm], which is considered as motion if motion detection is enabled (<i>post_processing</i> =1). Default is 50cm = 500mm *4 = 2000, (7*256 + 208)=2000

8.2.65 TMF8829_CFG_MOTION_DETECT_SNR (Address 0xB2)

Table 109: TMF8829_CFG_MOTION_DETECT_SNR register

Addr: 0xB2		TMF8829_CFG_MOTION_DETECT_SNR		
Field	Name	Rst	Type	Description
7:0	<i>detect_snr</i>	10	RW	Detect SNR motion threshold. Set <i>detect_snr</i> > <i>release_snr</i> to avoid oscillating pixels for motion detection toggling between detect / no detect.

8.2.66 TMF8829_CFG_MOTION_RELEASE_SNR (Address 0xB3)

Table 110: TMF8829_CFG_MOTION_RELEASE_SNR register

Addr: 0xB3		TMF8829_CFG_MOTION_RELEASE_SNR		
Field	Name	Rst	Type	Description
7:0	<i>release_snr</i>	6	RW	Release SNR motion threshold. Set <i>detect_snr</i> > <i>release_snr</i> to avoid oscillating pixels for motion detection toggling between detect / no detect.

8.2.67 TMF8829_CFG_MOTION_ADJACENT_PIXEL (Address 0xB4)

Table 111: TMF8829_CFG_MOTION_ADJACENT_PIXEL register

Addr: 0xB4		TMF8829_CFG_MOTION_ADJACENT_PIXEL		
Field	Name	Rst	Type	Description
3:0	<i>motion_adjacent</i>	8	RW	Number of adjacent pixels with motion to be considered as motion detected. Maximum value is 15 (to limit stack usage)

8.3 Bootloader registers *appid* = 0x80

See document “TMF8829 Host Driver Communication” for a detailed description.

In bootloader mode, registers 0x00 (TMF8829_APP_ID), 0x01 (TMF8829_MAJOR), and all hardware registers from 0xE0 (I2C_DEVADDR) onward are accessible. Registers 0x08 to 0x0F perform different functions as detailed in the table below.

Table 112: Bootloader registers

Address	Register name	Value/Range	Meaning
0x08	CMD_STAT	See next table	Setup FIFO upload
0x09	PAYLOAD	0 or 6	Size of command payload
0x0A	ADDRESS0	0..0xff	Address LSB
0x0B	ADDRESS1	0..0xff	
0x0C	ADDRESS2	0..0xff	
0x0D	ADDRESS3	0..0xff	Address MSB
0x0E	WORD_SIZE0	0..0xff	Word size LSB
0x0F	WORD_SIZE1	0..0xff	Word size MSB

The Register 0x08 (CMD_STAT) supports following commands in bootloader mode:


Table 113: Boot-monitor commands

Code (decimal)	Symbol	Function
22	BL_CMD_START_RAM_APP	Start the RAM application
32	BL_CMD_SPI_OFF	Disable SPI interface
34	BL_CMD_I2C_OFF	Disable I ² C/I ³ C interface
69	BL_CMD_W_FIFO_BOTH	Setup size for FIFO writes to both CPU RAM's in parallel
All other not specified values shall not to be used and the behavior if one of them is set, is undefined.		

9 Application information

9.1 Schematic

Figure 23: Application circuit diagram



The TMF8829 is using following supplies for operation:

- VDD 3v3 – Main supply voltage for the internal analog blocks and VCSEL driver.
- VDD 1v8 – Digital supply. It is recommended to use a DCDC converter to power this supply. If a DCDC converter is not available, this supply can be connected to VDD 3v3 as well, but this will increase system power consumption.
- VIO – 1.2, 1.8 or 3.3V – I/O supply voltage, the I/O pads I²C/I³C (SCL, SDA), the SPI interface (MOSI/GPIO0, CSN/GPIO1, SCLK/GPIO2, MISO/GPIO3), all GPIO pins, interrupt pin (INT/GPIO6) and enable pin (EN).
VIO shall be present if any of these pins are powered. VIO does not draw current if the other supplies are disabled (VDD 3v3 and VDD 1v8 = 0V), see I_{VIO_VDD_OFF}.

Table 114: External components

Symbol	Order code	Value	Manufacturer	Size
C_{VDDV} , C_{VDDC} , C_{VDDC} , C_{VDD}	GRM155R70J105KA12	1 μ F, 6.3V, X7R Worst case $\geq 0.5\mu$ F @ 2.6V ≥ 6.3 V voltage rating	Murata	0402 (1005M)
C_{VIO}	GRM033R60J225ME47	2.2 μ F, 4V, X5R Worst case $\geq 0.6\mu$ F @ 2.6V ≥ 4 V voltage rating	Murata	0201 (0603M)

9.1.1 Operating several TMF8829 devices on a single I²C/I³C bus

9.1.1.1 I³C


I³C already supports connecting several TMF8829 devices in parallel to a shared bus as I³C has an address arbitration concept, which supports this feature. To identify the physical location of one of the devices, you can utilize the GPIO pins.

Example: Device A has connected MOSI/GPIO0 to VDD, device B has connected MOSI/GPIO0 to GND. Reading MOSI/GPIO0 pin value through the I³C bus (register *gpio_value_0*) can now clearly identify which device is device A (logic H) respectively device B (logic L).

9.1.1.2 I²C

Several TMF8829 devices can share a single I²C bus if there are dedicated enable (EN) connections to each of these devices.

Figure 24: Sharing a single I²C bus for operating several TMF8829's



The procedure to initialize the devices to different I²C addresses is as follows:

1. Set EN1=0, EN2=0, EN3=0 (reset all devices)
2. Set EN1=1
3. Startup first TMF8829 in I²C/I³C mode
4. Reprogram I²C address for first TMF8829 by setting *i2c_devaddr* = I²C address for first TMF8829
5. Set EN2=1
6. Startup second TMF8829 in I²C/I³C mode
7. Reprogram I²C address for second TMF8829 by setting *i2c_devaddr* = I²C address for second TMF8829
8. Set EN3=1
9. Startup third TMF8829 in I²C/I³C mode
10. Reprogram I²C address for third TMF8829 by setting *i2c_devaddr* = I²C address for third TMF8829
11. If there are further devices, repeat the last three steps accordingly.




Information:

With setting of EN=0, the programmed I²C address returns to the default address.

9.2 PCB layout

Figure 25: PCB layout recommendation



Use a ground plane to connect all GND's together as shown in Figure 25 above.

9.3 PCB pad layout

Use the same size and location of the package pads shown in Figure 25 as PCB pads – this is a recommendation only. The actual pad layout shall be optimized for the customer production line.

9.4 Calibration and crosstalk

The TMF8829 is already calibrated at ams OSRAM production site, see section 7.5.1. In an application, the crosstalk needs to meet the requirements defined by the ams OSRAM optical design guide (ODG) available on the ams-osram.com website:

- [Optical design guide](#)

9.5 Software drivers

ams OSRAM recommends using one of the available software drivers to operate the TMF8829. The drivers are available from the ams-osram.com website and github.com/ams-OSRAM:

- ams-osram.com/tmf8829


The following drivers are available:

Table 115: Software drivers

Type	File	Explanation
Arduino	TMF8829_Driver_Arduino_Source_v*.zip github.com/ams-OSRAM/tmf8829_driver_arduino	C source code driver intended to be easy portable to any other platform. This is the driver used for the TMF8829 shield EVM TMF8829_EVM_EB_SHIELD board if piggy-packed on an Arduino Uno (not included).
Python	TMF8829_Driver_Python_Source_v*.zip github.com/ams-OSRAM/tmf8829_driver_python	Python driver. This is the driver used for the TMF8829 shield EVM TMF8829_EVM_EB_SHIELD board if directly connected to the PC through processor used as interface chip. The processor chip is included with the TMF8829 shield EVM board and pre-programmed before delivery.
Linux	TMF8829_Driver_Linux_v*.zip and TMF8829_Driver_Linux_Source_v*.zip github.com/ams-OSRAM/tmf8829_driver_linux	Use for any Linux system (e.g. Android) where the driver is running on the application processor. This is the driver running on TMF8829 demo kit - TMF8829_EVM_DB_DEMO.

10 Package drawings & markings

Figure 26: Package outline drawing




- (1) All dimensions are in millimeters. Angles in degrees.
- (2) Dimensioning and tolerancing conform to ASME Y14.5M-1994.
- (3) n is the total number of terminals.
- (4) This package contains no lead (Pb).
- (5) This drawing is subject to change without notice.
- (6) 2DBC unique tracecode only on bottom side of the package.



11 Tape & reel information

Figure 27: Tape and reel drawing



- (1) All linear dimensions are in millimeters. Dimension tolerance is ± 0.10 mm unless otherwise noted.
- (2) The dimensions on this drawing are for illustrative purposes only. The dimensions of an actual carrier may vary slightly.
- (3) Symbols on drawing A0, B0, and K0 are defined in ANSI EIA Standard 481-B 2001.
- (4) There are two-reel sizes available (see section 2).
 - i) 7" reels: Each reel is 7 inch in diameter and contains 500 parts.
 - ii) 13" reels: Each reel is 13 inch in diameter and contains 3500 parts.
- (5) ams OSRAM packaging tape and reel conform to the requirements of EIA Standard 481-B.
- (6) In accordance with EIA standard, device pin 1 is located next to sprocket holes in the tape.
- (7) This drawing is subject to change without notice.

12 Soldering & storage information

12.1 Soldering information

The package has been tested and has demonstrated the ability to be reflow soldered to a PCB substrate. The process, equipment, and materials used in these tests are detailed below.

The solder reflow profile describes the expected maximum heat exposure of components during the solder reflow process of product on a PCB. Temperature is measured on top of component. The components should be limited to a maximum of three passes through this solder reflow profile.

Figure 28: Solder reflow profile graph




Table 116: Solder reflow profile

Parameter	Value
Temperature Min (T_{smin})	150°C
Temperature Max (T_{smax})	200°C
Time (t_s) from (T_{smin} to T_{smax})	60-120 seconds
Ramp-up rate (T_L to T_P)	3°C/second max.
Liquidous temperature (T_L)	217°C
Time (t_L) maintained above T_L	60-150 seconds
Peak package body temperature (T_P)	For users T_P must not exceed the classification temp of 260°C. For suppliers T_P must equal or exceed the classification temp of 260°C
Time (t_P) ⁽¹⁾ within 5°C of the specified classification temperature (T_c)	30 ⁽¹⁾ seconds
Ramp-down rate (T_P to T_L)	6°C/second max.
Time 25°C to peak temperature	8 minutes max.

(1) Tolerance for peak profile temperature (TP) is defined as a supplier minimum and a user maximum.

12.2 Storage information

Moisture sensitivity

Optical characteristics of the device can be adversely affected during the soldering process by the release and vaporization of moisture that has been previously absorbed into the package.

To ensure the package contains the smallest amount of absorbed moisture possible, each device is baked prior to being dry packed for shipping. Devices are dry packed in a sealed aluminized envelope called a moisture-barrier bag with silica gel to protect them from ambient moisture during shipping, handling, and storage before use.

Shelf life

The calculated shelf life of the device in an unopened moisture barrier bag is 24 months from the date code on the bag when stored under the following conditions:

- Shelf Life: 24 months
- Ambient Temperature: <40 °C
- Relative Humidity: <90 %

Rebaking of the devices will be required if the devices exceed the 24 months shelf life or the Humidity Indicator Card shows that the devices were exposed to conditions beyond the allowable moisture region.

Floor life

The module has been assigned a moisture sensitivity level of MSL 3. As a result, the floor life of devices removed from the moisture barrier bag is 168 hours from the time the bag was opened, provided that the devices are stored under the following conditions:

- Floor Life: 168 hours
- Ambient Temperature: <30°C
- Relative Humidity: <60 %

If the floor life or the temperature/humidity conditions have been exceeded, the devices must be rebaked prior to solder reflow or dry packing.

Rebaking instructions

When the shelf life or floor life limits have been exceeded, rebake at 50 °C for 12 hours.

13 Laser eye safety

The TMF8829 is designed to meet the Class 1 laser safety limits including single faults in compliance with IEC / EN 60825-1:2014, EN 60825-1:2014+A11:2021 and Class 1 consumer laser product according to EN 50689:2021. This applies to the stand-alone device and the included software supplied by ams OSRAM. In an end application system environment, the system may need to be tested to ensure it remains compliant. The system must not include any additional lens to concentrate the laser light or parameters set outside of the recommended operating conditions. Use outside of the recommended condition or any physical modification to the module during development could result in hazardous levels of radiation exposure.

Figure 29: Laser eye safety certificate



Complies with 21 CFR 1040.10 and 1040.11 except for conformance with IEC 60825-1 Ed. 3., as described in Laser Notice No. 56, dated May 8, 2019.



CAUTION:

Use of controls or adjustments or performance of procedures other than those specified herein may result in hazardous radiation exposure.

Example: Adding a converging lens on top of the TMF8829.

14 Revision information

Document status	Product status	Definition
Product Preview	Pre-development	Information in this datasheet is based on product ideas in the planning phase of development. All specifications are design goals without any warranty and are subject to change without notice
Preliminary Datasheet	Pre-production	Information in this datasheet is based on products in the design, validation or qualification phase of development. The performance and parameters shown in this document are preliminary without any warranty and are subject to change without notice
Datasheet	Production	Information in this datasheet is based on products in ramp-up to full production or full production which conform to specifications in accordance with the terms of ams-OSRAM AG standard warranty as given in the General Terms of Trade

Other definitions

Draft / Preliminary:

The draft / preliminary status of a document indicates that the content is still under internal review and subject to change without notice. ams-OSRAM AG does not give any warranties as to the accuracy or completeness of information included in a draft / preliminary version of a document and shall have no liability for the consequences of use of such information.

Short datasheet:

A short datasheet is intended for quick reference only, it is an extract from a full datasheet with the same product number(s) and title. For detailed and full information always see the relevant full datasheet. In case of any inconsistency or conflict with the short datasheet, the full datasheet shall prevail.

Changes from previous released version to current revision v2-00	Page
Document security class is updated as "PUBLIC" in the footer	
Clarified 2DBC position	8, 92
Improved t_{SPL_H} and t_{SPL_L} timings.	14
Update performance parameters	16
Removed <i>min_distance_uq</i>	25, 70, 71
Added section motion detection	27
Added device orientation diagram	35
<i>i2c_devaddr</i> is RO, updates shall be done with <i>i2c_slave_address</i>	47
Added <i>int2/3</i> and <i>int2/3_enab</i> register.	47, 48
<i>poff</i> enters standby mode (corrected)	52
Added <i>hv_cp_overload_detect</i>	68
Added <i>post_processing</i> mode 2	73
Added <i>prox_distance</i>	74
Updated package D and E tolerances and added exact location of apertures and GND pads	94

- Page and figure numbers for the previous version may differ from page and figure numbers in the current revision.
- Correction of typographical errors is not explicitly mentioned.

15 Legal information

Copyright & disclaimer

Copyright ams-OSRAM AG, Tobelbader Strasse 30, 8141 Premstaetten, Austria-Europe. Trademarks Registered. All rights reserved. The material herein may not be reproduced, adapted, merged, translated, stored, or used without the prior written consent of the copyright owner.

Devices sold by ams-OSRAM AG are covered by the warranty and patent indemnification provisions appearing in its General Terms of Trade. ams-OSRAM AG makes no warranty, express, statutory, implied, or by description regarding the information set forth herein. ams-OSRAM AG reserves the right to change specifications and prices at any time and without notice. Therefore, prior to designing this product into a system, it is necessary to check with ams-OSRAM AG for current information. This product is intended for use in commercial applications. Applications requiring extended temperature range, unusual environmental requirements, or high reliability applications, such as military, medical life-support or life-sustaining equipment are specifically not recommended without additional processing by ams-OSRAM AG for each application. This product is provided by ams-OSRAM AG "AS IS" and any express or implied warranties, including, but not limited to the implied warranties of merchantability and fitness for a particular purpose are disclaimed.

ams-OSRAM AG shall not be liable to recipient or any third party for any damages, including but not limited to personal injury, property damage, loss of profits, loss of use, interruption of business or indirect, special, incidental or consequential damages, of any kind, in connection with or arising out of the furnishing, performance or use of the technical data herein. No obligation or liability to recipient or any third party shall arise or flow out of ams-OSRAM AG rendering of technical or other services.

Product and functional safety devices/applications or medical devices/applications:

ams-OSRAM AG components are not developed, constructed or tested for the application as safety relevant component or for the application in medical devices. ams-OSRAM AG products are not qualified at module and system level for such application.

In case buyer – or customer supplied by buyer – considers using ams-OSRAM AG components in product safety devices/applications or medical devices/applications, buyer and/or customer has to inform the local sales partner of ams-OSRAM AG immediately and ams-OSRAM AG and buyer and/or customer will analyze and coordinate the customer-specific request between ams-OSRAM AG and buyer and/or customer.

ams OSRAM RoHS and REACH compliance statements for semiconductor products

RoHS compliant: The term "RoHS compliant" means that semiconductor products from ams OSRAM fully comply with current RoHS directives, and China RoHS. Our semiconductor products do not contain any chemicals for all 6 substance categories plus additional 4 substance categories (per amendment [EU2015/863](#)) above the defined threshold limit in the Annex II.

REACH compliant: Semiconductor products from ams OSRAM are free of Substances of Very High Concern (SVHC) according Article 33 of the [REACH Regulation 2006/1907/EC](#); please refer to the Candidate List of Substances of ECHA [here](#).

Important information: The information provided in this statement represents ams OSRAM knowledge and belief as of the date that it is provided. ams OSRAM bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. We are undertaking efforts to better integrate information from third parties. ams OSRAM has taken and will continue to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. ams OSRAM and its suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

Headquarters

ams-OSRAM AG
Tobelbader Strasse 30
8141 Premstaetten
Austria, Europe
Tel: +43 (0) 3136 500 0

Please visit our website at ams-osram.com

For information about our products go to [Products](#)

For technical support use our [Technical Support Form](#)

For feedback about this document use [Document Feedback](#)

For sales offices and branches go to [Sales Offices / Branches](#)

For distributors and sales representatives go to [Channel Partners](#)